CRISP: A Template for Reconfigurable Instruction Set Processors

  • Pieter Op de Beeck
  • Francisco Barat
  • Murali Jayapala
  • Rudy Lauwereins
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2147)


A template for reconfigurable instruction set processors is described. This template defines a design space that enables the exploration of processors potentially suitable for flexible, power and cost efficient implementations of embedded multimedia applications, such as video compression in a hand held device. The template is based on a VLIW processor with a reconfigurable instruction set. In the future this template will be used for design space exploration, compiler retargeting and automatic hardware synthesis. Several existing reconfigurable-and non-reconfigurable processors were mapped onto the template to assess its expressiveness.


Functional Unit Processing Element Design Space Exploration Very Long Instruction Word Application Specific Integrate Circuit 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Catthoor F., et al, Custom Memory Management Methodology, Kluwer Academic Publishers (1998)Google Scholar
  2. 2.
    Overview of the MPEG-4 Standard, International Organization for Standardization, ISO/IEC JTC1/SC29/WG11 N4030 (march 2001)Google Scholar
  3. 3.
    Jacome M. F., deVeciana G., Design Challenges for New Application-Specific Processors, IEEE Design & Test of Computers (2000) 40–50Google Scholar
  4. 4.
    Seals R. C, Whapshott G. F., Programmable Logic: PLDs and FPGAs, Macmillan Press Ltd (1997)Google Scholar
  5. 5.
    Wittig R., Chow P., OneChip: An FPGA Processor With Reconfigurable Logic, Proc. IEEE Symp.FCCM (1996) 145–154Google Scholar
  6. 6.
    Barat F., Lauwereins, R., Reconfigurable Instruction Set Processors: A Survey, IEEE Workshop in Rapid System Prototyping (2000) 168–173Google Scholar
  7. 7.
    MIPS32 4Kp TM Processor Core Datasheet, MIPS Technologies Inc. (June 2000)Google Scholar
  8. 8.
    TMS320C6000 CPU and Instruction Set Reference Guide, SPRU189F, Texas Instruments, (October 2000)Google Scholar
  9. 9.
    ARM7TDMI Technical Reference Manual, Rev 3, ARM (2000)Google Scholar
  10. 10.
    Kievits P., Lambers E., Moerman C, Woudsma R., R.E.A.L. DSP Technology for Telecom Baseband Processing, ICSPAT (1998)Google Scholar
  11. 11.
    Hauck S., Fry T.W., Hosler M.M., and. Kao, J.P., The Chimaera Reconfigurable Functional Unit, IEEE Symposium on FPGAs for Custom Computing Machines (1997)Google Scholar
  12. 12.
    Miyamori T., Olukotun K., REMARC: Reconfigurable Multimedia Array Coprocessor, FPGA’98 (1998)Google Scholar
  13. 13.
    Jacob J. A., Chow P., Memory interfacing and instruction specification for reconfigurable processors, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays (1999) 145–154Google Scholar
  14. 14.
    Kathail V., Schlansker M. S., Rau, B. R, HPL-PD-Architecture Specification, Version 1.1, Hewlett-Packard Labs Technical Report HPL-98-128 (February 2000)Google Scholar
  15. 15.
    Technical Summary of the ARC Core, (2001)
  16. 16.
    Klaiber A., The Technology Behind Crusoe Processors, Transmeta Corporation (January2000)Google Scholar
  17. 17.
    TM1000 Data Book, Philips Electronics North America Corporation (1997)Google Scholar
  18. 18.
    Benini L., et al, Selective Instruction Compression for Memory Energy Reduction in Embedded Systems, ISLPED’ 99 (1999) 206–211Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2001

Authors and Affiliations

  • Pieter Op de Beeck
    • 1
  • Francisco Barat
    • 1
  • Murali Jayapala
    • 1
  • Rudy Lauwereins
    • 1
  1. 1.KULeuvenLeuven-HeverleeBelgium

Personalised recommendations