Skip to main content
SpringerLink
Log in

CRISP: A Template for Reconfigurable Instruction Set Processors

  • Conference paper
  • First Online:
Field-Programmable Logic and Applications (FPL 2001)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 2147))

Included in the following conference series:

Abstract

A template for reconfigurable instruction set processors is described. This template defines a design space that enables the exploration of processors potentially suitable for flexible, power and cost efficient implementations of embedded multimedia applications, such as video compression in a hand held device. The template is based on a VLIW processor with a reconfigurable instruction set. In the future this template will be used for design space exploration, compiler retargeting and automatic hardware synthesis. Several existing reconfigurable-and non-reconfigurable processors were mapped onto the template to assess its expressiveness.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Catthoor F., et al, Custom Memory Management Methodology, Kluwer Academic Publishers (1998)

    Google Scholar 

  2. Overview of the MPEG-4 Standard, International Organization for Standardization, ISO/IEC JTC1/SC29/WG11 N4030 (march 2001)

    Google Scholar 

  3. Jacome M. F., deVeciana G., Design Challenges for New Application-Specific Processors, IEEE Design & Test of Computers (2000) 40–50

    Google Scholar 

  4. Seals R. C, Whapshott G. F., Programmable Logic: PLDs and FPGAs, Macmillan Press Ltd (1997)

    Google Scholar 

  5. Wittig R., Chow P., OneChip: An FPGA Processor With Reconfigurable Logic, Proc. IEEE Symp.FCCM (1996) 145–154

    Google Scholar 

  6. Barat F., Lauwereins, R., Reconfigurable Instruction Set Processors: A Survey, IEEE Workshop in Rapid System Prototyping (2000) 168–173

    Google Scholar 

  7. MIPS32 4Kp TM Processor Core Datasheet, MIPS Technologies Inc. (June 2000)

    Google Scholar 

  8. TMS320C6000 CPU and Instruction Set Reference Guide, SPRU189F, Texas Instruments, (October 2000)

    Google Scholar 

  9. ARM7TDMI Technical Reference Manual, Rev 3, ARM (2000)

    Google Scholar 

  10. Kievits P., Lambers E., Moerman C, Woudsma R., R.E.A.L. DSP Technology for Telecom Baseband Processing, ICSPAT (1998)

    Google Scholar 

  11. Hauck S., Fry T.W., Hosler M.M., and. Kao, J.P., The Chimaera Reconfigurable Functional Unit, IEEE Symposium on FPGAs for Custom Computing Machines (1997)

    Google Scholar 

  12. Miyamori T., Olukotun K., REMARC: Reconfigurable Multimedia Array Coprocessor, FPGA’98 (1998)

    Google Scholar 

  13. Jacob J. A., Chow P., Memory interfacing and instruction specification for reconfigurable processors, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays (1999) 145–154

    Google Scholar 

  14. Kathail V., Schlansker M. S., Rau, B. R, HPL-PD-Architecture Specification, Version 1.1, Hewlett-Packard Labs Technical Report HPL-98-128 (February 2000)

    Google Scholar 

  15. Technical Summary of the ARC Core, http://www.arccores.com (2001)

  16. Klaiber A., The Technology Behind Crusoe Processors, Transmeta Corporation (January2000)

    Google Scholar 

  17. TM1000 Data Book, Philips Electronics North America Corporation (1997)

    Google Scholar 

  18. Benini L., et al, Selective Instruction Compression for Memory Energy Reduction in Embedded Systems, ISLPED’ 99 (1999) 206–211

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. KULeuven, Kasteelpark Arenberg 10, Leuven-Heverlee, 3001, Belgium

    Pieter Op de Beeck, Francisco Barat, Murali Jayapala & Rudy Lauwereins

Authors
  1. Pieter Op de Beeck
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Francisco Barat
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Murali Jayapala
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Rudy Lauwereins
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Division of Informatics, University of Edinburgh, James Clerk Maxwell Building Mayfield Road, EH9 3JZ, Edinburgh, UK

    Gordon Brebner

  2. School of Electrical and Electronic Engineering, Queen’s University of Belfast, Ashby Building Stranmillis Road, BT9 5AH, Belfast, UK

    Roger Woods

Rights and permissions

Reprints and permissions

Copyright information

© 2001 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

de Beeck, P.O., Barat, F., Jayapala, M., Lauwereins, R. (2001). CRISP: A Template for Reconfigurable Instruction Set Processors. In: Brebner, G., Woods, R. (eds) Field-Programmable Logic and Applications. FPL 2001. Lecture Notes in Computer Science, vol 2147. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-44687-7_31

Download citation

  • DOI: https://doi.org/10.1007/3-540-44687-7_31

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-42499-4

  • Online ISBN: 978-3-540-44687-3

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation