Advertisement

Tightly Integrated Placement and Routing for FPGAs

  • Parivallal Kannan
  • Dinesh Bhatia
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2147)

Abstract

With increasing FPGA device capacity and design sizes, physical design closure is becoming more difficult, usually requiring multiple lengthy cycles of placement and routing. Increasing demands are being placed upon the placement method to produce routable solutions. Existing FPGA physical design methodologies treat placement and routing as two distinct steps resulting in significant loss of quality and increased design times. A tighter integration between placement and routing is expected to reduce the overall physical design time and produce better quality solutions. This paper presents a new methodology for tightly integrated placement and routing for FPGAs. It provides the capability to introduce the routing concepts to the placement stage itself, ensuring the placement is routability driven and that desired good routes exist for all nets, in the routing stage. This methodology has been implemented for XC6200 family of FPGAs, but can be used with any FPGA architecture.

Keywords

Simulated Annealing Field Programmable Gate Array Placement Problem Physical Design Logic Block 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    Sudip K. Nag and R.A. Rutenbar, “Performance-Driven Simultaneous Placement and Routing for FPGAs,” IEEE Transactions on CAD, June 1998.Google Scholar
  2. [2]
    Vaughn Betz and Jonathan Rose, “VPR: A New Packing, Placement and Routing Tool for FPGA Research,” in Field-Programmable Logic and Applications, Wayne Luk, Peter Y. K. Cheung, and Manfred Glesner, Eds. September 1997, pp. 213–222, Springer-Verlag, Berlin.Google Scholar
  3. [3]
    Y. Sankar and J. Rose, “Trading Quality for Compile Time: Ultra-Fast Placement for FPGAs,” in A CM Symp. on FPGAs. ACM, 1999, pp. 157–166.Google Scholar
  4. [4]
    Wei Li, “Routability Prediction for Hierarchical FPGAs,” in Proc. Great Lakes Symposium on VLSI, 1999.Google Scholar
  5. [5]
    S. Brown, J. Rose, and Z.G. Vranesic, “A Detailed Router for Field Programmable Gate Arrays,” IEEE Transactions on CAD, May 1992.Google Scholar
  6. [6]
    R.G. Wood and R.A. Rutenbar, “FPGA Routing and Routability Estimation via Boolean Satisfiability,” in ACM International Symposium on FPGAs. June 1998, ACM.Google Scholar
  7. [7]
    Chih liang Eric Chang, “RISA: Accurate and Efficient Placement Routability Modeling,” in Proc. of ICC AD, 1994.Google Scholar
  8. [8]
    Pak K. Chan, Martine D.F. Schlag, and Jason Y. Zien, “On Routability Prediction for Field Programmable Gate Arrays,” in Proc. 30th DAC, 1993June 1993.Google Scholar
  9. [9]
    Abbas A. El Gamal, “Two-Dimensional Stochastic Model for Interconnections in Master Slice Integrated Circuits,” IEEE Trans. CAS., Feb 1981.Google Scholar
  10. [10]
    S. Sastry and A.C. Parker, “Stochastic Models for Wireability Analysis of Gate Arrays,” IEEE Trans. on CAD, Jan 1986.Google Scholar
  11. [11]
    S. Kirkpatrick, C.D. Gelatt, and M.P. Vecchi, “Optimization by Simulated Annealing,” Science, vol. 220, May 1983.Google Scholar
  12. [12]
    M. D. Huang, F. Romeo, and Sangiovanni Vincentelli, “An Efficient Cooling Schedule for Simulated Annealing,” in Proc. of ICC AD, 1986.Google Scholar
  13. [13]
    V. Betz, J. Rose, and A. Marquard, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, Feb 1999.Google Scholar
  14. [14]
    XC6200 Field Programmable Gate Arrays, 1997.Google Scholar
  15. [15]
    XACTstep Series 6000 v1. 1.7, 1997.Google Scholar
  16. [16]
    Larry McMurchie and Carl Ebeling, “PathFinder: A Negotiation-Based Performance-Driven Router for FPGAs,” in A CM Symp. on FPGAs, FPGA95. ACM, 1995, pp. 111–117.Google Scholar
  17. [17]
    Mandeep Singh, “A Framework for Test and Validation of Adaptive Computing Systems,” M.S. thesis, ECECS, University of Cincinnati, 1999.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2001

Authors and Affiliations

  • Parivallal Kannan
    • 1
  • Dinesh Bhatia
    • 1
  1. 1.Center for Integrated Circuits and Systems Erik Jonsson School of Engineering and Computer ScienceUniversity of Texas at DallasRichardsonUSA

Personalised recommendations