Advertisement

JBits™ Implementations of the Advanced Encryption Standard (Rijndael)

  • Scott McMillan
  • Cameron Patterson
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2147)

Abstract

The Rijndael algorithm has been selected as the new Advanced Encryption Standard. Several JBits implementations of this algorithm are described which target the VirtexTM FPGA family. As illustrated by sample code, JBits provides a concise means of creating structured datapaths. JBits design abstractions include conventional ones (such as hierarchical modules, ports, nets and buses) and ones that do not appear in structural HDLs (such as layered placement and routing APIs). Unlike mainstream design flows, JBits also permits the exploration of hardware/software tradeoffs for operations such as changing keys and modes, and dynamically modifying the width of key and data blocks. This can significantly reduce the FPGA resource utilization.

Keywords

Smart Card Data Block Block Cipher Advance Encryption Standard Pipeline Stage 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    National Institute of Standards and Technology. Announcing request for candidate algorithm nominations for the Advanced Encryption Standard (AES). Federal Register, 62(117):48051–48058, Sep 1997.Google Scholar
  2. 2.
    James Nechvatal, Elaine Barker, Lawrence Bassham, William Burr, Morris Dworkin, James Foti, and Edward Roback. Report on the development of the Advanced Encryption Standard (AES). Available at http://www.nist.gov/aes/round2/r2report.pdf, Oct 2000.
  3. 3.
    Cameron Patterson. High performance DES encryption in Virtex FPGAs using JBits. In Kenneth L. Pocek and Jeffrey M. Arnold, editors, IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM2000), pages 113–121, Apr 2000.Google Scholar
  4. 4.
    Cameron Patterson. A dynamic FPGA implementation of the Serpent block cipher. In Çetin Koc and Christof Paar, editors, Second International Workshop on Cryptographic Hardware and Embedded Systems (CHES 2000), pages 141–155. Springer-Verlag Lecture Notes in Computer Science, Volume 1965, Aug 2000.CrossRefGoogle Scholar
  5. 5.
    Steve Trimberger, Raymond Pang, and Amit Singh. A 12 Gbps DES encryptor/decryptor core in an FPGA. In Çetin Koc and Christof Paar, editors, Second International Workshop on Cryptographic Hardware and Embedded Systems (CHES 2000), pages 156–163. Springer-Verlag Lecture Notes in Computer Science, Volume 1965, Aug 2000.CrossRefGoogle Scholar
  6. 6.
    Steve Guccione, Delon Levi, and Prasanna Sundararajan. JBits: Java based interface for reconfigurable computing. In Second Annual Military and Aerospace Applications of Programmable Devices and Technologies (MAPLD’99), The Johns Hopkins University, Laurel, Maryland, Sep 1999.Google Scholar
  7. 7.
    Oskar Mencer, Martin Morf, and Michael J. Flynn. PAM-Blox: High performance FPGA design for adaptive computing. In Kenneth L. Pocek and Jeffrey M. Arnold, editors, IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM’98), pages 167–174, Apr 1998.Google Scholar
  8. 8.
    Peter Bellows and Brad Hutchings. JHDL: An HDL for reconfigurable systems. In Kenneth L. Pocek and Jeffrey M. Arnold, editors, IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM’98), pages 175–184, Apr 1998.Google Scholar
  9. 9.
    Michael Chu, Nicholas Weaver, Kolja Sulimma, André Dehon, and John Wawrzynek. Object oriented circuit-generators in Java. In Kenneth L. Pocek and Jeffrey M. Arnold, editors, IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM’98), pages 158–166, Apr 1998.Google Scholar
  10. 10.
    S. Mohan, R. Wittig, S. Kelem, and S. Leavesley. The core generator framework. In Fifth Canadian Workshop on Field-Programmable Devices (FPD’98), Jun 1998.Google Scholar
  11. 11.
    Joan Daemen, Lars R. Knudsen, and Vincent Rijmen. The block cipher Square. In Eli Biham, editor, Fast Software Encryption (FSE 97), pages 149–165. Springer-Verlag Lecture Notes in Computer Science, Volume 1267, 1997.CrossRefGoogle Scholar
  12. 12.
    Joan Daemen and Vincent Rijmen. AES proposal: Rijndael. In The First Advanced Encryption Standard Candidate Conference, Aug 1998. Available at http://www.nist.gov/aes.
  13. 13.
    Steven A. Guccione and Delon Levi. Run-time parameterizable cores. In Patrick Lysaght, James Irvine, and Reiner Hartenstein, editors, Ninth International Conference on Field-Programmable Logic and Applications (FPL’99), pages 215–222. Springer-Verlag Lecture Notes in Computer Science, Volume 1673, Aug 1999.Google Scholar
  14. 14.
    Scott McMillan and Steven A. Guccione. Partial run-time reconfiguration using JRTR. In R.W. Hartenstein and H. Grunbacher, editors, Tenth International Conference on Field-Programmable Logic and Applications (FPL 2000), pages 352–360. Springer-Verlag Lecture Notes in Computer Science, Volume 1896, Aug 2000.Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2001

Authors and Affiliations

  • Scott McMillan
    • 1
  • Cameron Patterson
    • 1
  1. 1.Xilinx, Inc.San Jose

Personalised recommendations