Abstract
This paper presents two reconfigurable design approaches for a two dimensional Shape-Adaptive Discrete Cosine Transform (2D SA-DCT). The SA-DCT is an example of a new type of multimedia video processing algorithm where the computations performed are data dependent. A static design, where the configuration does not change during execution of the task, is presented. The use of a data dependence graph (DDG) is proposed which represents the computations and input signals required to calculate a particular output signal depending on a variable input parameter. By re-structuring the DDG and exploiting possible sharing of FPGA resources for different entities within the SA-DCT, it is demonstrated that the area required for an implementation can be significantly reduced. An alternative dynamic approach is also introduced where the FPGA’s configuration may change over time. This is well suited to using dynamically reconfigurable logic but suffers from long reconfiguration time if current FPGAs are used.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Pirsch, P., Stolberg, H.-J.: VLSI Implementations of Image and Video Multimedia Processing Systems. IEEE Trans. Circuits Syst. Video Technol. 8 1998 878–891
MPEG Group: Overview of the MPEG-4 Standard. ISO/IEC JTC1/SC29/WG11 N2725 1999
Sikora, T., Makai, B.: Low Complexity Shape-Adaptive DCT for Generic Coding of Video. Proc. Workshop on Image Analysis and Image Coding 1994
MPEG Group: MPEG-4 Video Verification Model Version 15.0. ISO/IEC JTC1/ SC29/WG11 N3093 1999
Haynes, S.D., Stone, J., Cheung, P.Y.K., Luk, W.: Video Image Processing with the SONIC Architecture. IEEE Computer 33 2000 50–57
Le, T., Wendt, M., Glesner, M.: VLSI-Architecture of a Time-Recursive 2-D Shape-Adaptive DCT Processor for Generic Coding of Video. Proc. Intern. Conf. on Signal Processing Applications and Technology 1997 1238–1242
Le, T., Glesner, M.: A New Flexible Architecture for Variable Length DCT Targeting Shape-Adaptive Transform. Proc. IEEE International Conference on Acoustics, Speech, and Signal Processing 4 1999 1949–1952
Peled, A., Liu, B.: A New Hardware Realization of Digital Filters. IEEE Trans. Acoust., Speech, Signal Process. 22 1974 456–462
Sun, M.T., Wu, L., Liou, M.L.: A Concurrent Architecture for VLSI Implementation of Discrete Cosine Transform. IEEE Trans. Circuits Syst. 34 1987) 992–994
Haynes, S.D., Cheung, P.Y.K.: A Reconfigurable Multiplier Array For Video Image Processing Tasks, Suitable For Embedding In An FPGA Structure. Proc. IEEE Symposium on FPGAs for Custom Computing Machines 1998 226–234
Altera Inc.: FLEX 10KE Embedded Programmable Logic Family Data Sheet1999
Xilinx Inc.: VirtexTM 2.5 V Field Programmable Gate Arrays 2000
Chang, D., Marek-Sadowska, M.: Partitioning Sequential Circuits on Dynamically Reconfigurable FPGAs. IEEE Trans. on Computers 48 1999 565–578
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2000 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Gause, J., Cheung, P.Y.K., Luk, W. (2000). Static and Dynamic Reconfigurable Designs for a 2D Shape-Adaptive DCT. In: Hartenstein, R.W., Grünbacher, H. (eds) Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing. FPL 2000. Lecture Notes in Computer Science, vol 1896. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-44614-1_11
Download citation
DOI: https://doi.org/10.1007/3-540-44614-1_11
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-67899-1
Online ISBN: 978-3-540-44614-9
eBook Packages: Springer Book Archive