Abstract
We propose to improve battery life in pervasive devices by using multiple processors that trade off computing capacity for improved energy-per-cycle (EPC) efficiency. A separate scheduler circuit intercepts interrupts and schedules execution to minimize overall energy consumption. To facilitate this operation, software tasks are compiled and profiled for execution on multiple processors so that task requirements to computing capacities may be evaluated realistically to satisfy system requirements and task response time. We propose a simple model for estimating the EPC for each processor. To optimize energy consumption, processors are designed to satisfy a particular usage model. Thus, the particular task suite that is anticipated to run on the device, in conjunction with user expectations to software reaction times, governs the design point of each processor. We show that the battery life of a wearable device may be extended by a factor 3–18 depending on users activity.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
W.R. Hamburgen et al, “Itsy: Stretching the Bounds of Mobile Computing,” IEEE Computer, 4/2001.
N. Kamijoh et al, “Energy trade-offs in the IBM Wristwatch computer,” Int’l Symp. Wearable Computing (ISWC2001), Zurich, 10/8–9/2001.
A.P. Chandrakasan, R.W. Brodersen, “Low Power Digital CMOS Design,” Kluwer Press, 1995.
F. Inagami, “Mobile telephone terminal having selectively used processor unit for low power consumption,” US Patent #5,058,203, 1991.
T.E. DAiley, “Low power architecture for portable and mobile two-way radios,” US Patent #5,487,181, 1996.
T. Makimoto et al, “The Cooler the Better: New Directions in the Nomadic Age,” IEEE Computer, 4/2001.
Samsung K6F1616R6M 16Mbit SRAM data sheet, 6/2001.
Intel 28F320W18 32Mbit FLASH data sheet, 8/2001.
J.-H. Kwon et al, “A three-port nRERL register file for ultra-low-energy applications,” Int’l Symp. Low Power Electronics Devices (ISLPED’00), 7/2000.
D.J. Frank and P.M. Solomon, “Electroid-oriented adiabatic switching circuits,” Int’l Symp. Low Power Electronics & Devices (ISLPED’95), 4/1995.
R.H. Dennard and D.J. Frank, “Memory with adiabatically switched bit lines,” US Patent 5,526,319, 1996.
S. Avery and M. Jabri, “A three-port adiabatic register file suitable for embedded applications,” Int’l Symp. Low Power Electronics Devices (ISLPED’98), 8/1998.
R. Frank, “Understanding smart sensors,”2nd Ed., Artech House, 2000.
R. Allan, “MEMS designs gear up for greater commercialization,”Electronic Design, 6/2000.
http://jin.jcic.or.jp/trends98/honbun/ntj990207.html, 2/1999.
J.M. Kahn et al, “Next century challenges: Mobile networking for Smart Dust,” ACM Int’l Conf. Mobile Computing & Networking (MOBICOM’99), 8/1999.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Olsen, C.M., Morrow, L.A. (2003). Multi-Processor Computer System Having Low Power Consumption. In: Falsafi, B., Vijaykumar, T.N. (eds) Power-Aware Computer Systems. PACS 2002. Lecture Notes in Computer Science, vol 2325. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-36612-1_4
Download citation
DOI: https://doi.org/10.1007/3-540-36612-1_4
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-01028-9
Online ISBN: 978-3-540-36612-6
eBook Packages: Springer Book Archive