Skip to main content
SpringerLink
Log in

Simulation of a Neural Node Using SET Technology

  • Conference paper
  • First Online:
Evolvable Systems: From Biology to Hardware (ICES 2003)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 2606))

Included in the following conference series:

Abstract

A McCulloch and Pitts neuron implemented in nano-technology is simulated. The neuron is created with SET circuits operating in the single-electron current regime. Therefore the extremely low power properties of the SET devices are fully exploited. This neuron is simulated with a SPICE description model for a single SET junction.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. J. Hoekstra, R.H. Klunder, R. van de Haar, E. Rouw, and P. Chand. Circuit design with metallic single-electron tunneling junctions. In ESSCIRC 2002, pages 671–674, Firenze, Italy, September 2002. Proceedings of the European Solid-State Circuits Conference.

    Google Scholar 

  2. K. Uchida, Junji Koga, Ryuji Ohba, and Arika Toriumi. Programmable singleelectron transistor logic for low-power intelligent si lsi. In IEEE international Solid State Circuits Conference, pages 206–207. ISSCC, 2002.

    Google Scholar 

  3. A. van Roermund and J. Hoekstra. Design philosophy for nanoelectronic systems, from sets to neural nets. International journal of circuit theory and applications, 28(6):563–584, 2000.

    Article  Google Scholar 

  4. H. Wolf, F.J. Ahlers, J. Niemeyer, H. Scherer, T. Weimann, A.B. Zorin, V.A. Krupenin, S.V. Lotkhov, and D.E. Presnov. Investigation of the offset charge noise in single electron tunneling devices. IEEE Transaction on Instrumentation and Measurement, 46(2):303–306, April 1997.

    Article  Google Scholar 

  5. W.S. McCulloch and W. Pitts. A logical calculus of the ideas immanent in nervous activity. Bulletin of Mathematical Biophysics, (5):115–133, 1943.

    Google Scholar 

  6. R. van de Haar, R.H. Klunder, and J. Hoekstra. Spice model for the single electron tunnel junction. In ICECS, volume 3, pages 1445–1448, Malta, September 2001. IEEE international conference on electronics, circuits and systems, ISBN: 0-7803-7058-9.

    Google Scholar 

  7. H.R. Zeller and I. Giaever. Tunneling, zero-bias anomalies, and small superconductors. Physical Review, 181(2):789–799, May 1969.

    Article  Google Scholar 

  8. J.R. Tucker. Complementary digital logic based on the ‘coulomb blockade’. Journal of Applied Physics, 72(9):4399–4413, November 1992.

    Article  Google Scholar 

  9. M.J. Goossens, C.J.M. Verhoeven, and A.H.M. van Roermund. Concepts for ultralow power and very-high-density single-electron neural networks. In NOLTA’ 95, volume 7B–7, pages 679–682, Las Vegas, U.S.A., December 1995. International Symposium on Nonlinear Theory and its Applications.

    Google Scholar 

  10. J.F. Jiang, Q.Y. Cai, Z.C. Cheng, B. Shen, and J. Gao. Superconductor based neuron single electron transistor. Physica C, (341):1607–1608, 2000.

    Google Scholar 

  11. Simon Haykin. Neural Networks—A Comprehensive Foundation. Prentice Hall, New Jersey, 1994.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. TU Delft, Subfaculty of Electrical Engineering, Mekelweg 4, 2628CD, Delft, The Netherlands

    Rudie van de Haar & Jaap Hoekstra

Authors
  1. Rudie van de Haar
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Jaap Hoekstra
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. The Department of Electronics, The University of York, YO10 5DD, Heslington, York, United Kingdom

    AAndy M. Tyrrell

  2. Department of Computer and Information Science, The Norwegian University of Science and Technology, Sem Sælands Vei, 7491, Trondheim, Norway

    Pauline C. Haddow

  3. Department of Informatics, University of Oslo, P.O. Box 1080, 0316, Blindern, Oslo, Norway

    Jim Torresen

Rights and permissions

Reprints and permissions

Copyright information

© 2003 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

van de Haar, R., Hoekstra, J. (2003). Simulation of a Neural Node Using SET Technology. In: Tyrrell, A.M., Haddow, P.C., Torresen, J. (eds) Evolvable Systems: From Biology to Hardware. ICES 2003. Lecture Notes in Computer Science, vol 2606. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-36553-2_34

Download citation

  • DOI: https://doi.org/10.1007/3-540-36553-2_34

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-00730-2

  • Online ISBN: 978-3-540-36553-2

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation