Advertisement

Dead-Block Elimination in Cache: A Mechanism to Reduce I-cache Power Consumption in High Performance Microprocessors

  • Mohan G. Kabadi
  • Natarajan Kannan
  • Palanidaran Chidambaram
  • Suriya Narayanan
  • M. Subramanian
  • Ranjani Parthasarathi
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2552)

Abstract

Both power and performance are important design parameters of the present day processors. This paper explores an integrated software and circuit level technique to reduce leakage power in L1 instruction caches of high performance microprocessors, by eliminating basic blocks from the cache, as soon as they are dead. The effect of this dead block elimination in cache on both the power consumption of the I-cache and the performance of the processor is studied. Identification of basic blocks is done by the compiler from the control flow graph of the program. This information is conveyed to the processor, by annotating the first instruction of selected basic blocks. During execution, the blocks that are not needed further are traced and invalidated and the lines occupied by them are turned off. This mechanism yields an average of about 5% to 16% reduction, in the energy consumed for different sizes of I-cache, for a set of the SPEC CPU 2000 benchmarks [16], without any performance degradation.

Keywords

Basic Block Power Saving Cache Size Cache Line Benchmark Suite 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    Michael K Gowan, Larry L Biro and Daniel B Jackson: “Power Considerations in the Design of the Alpha 21264 Microprocessor,” DAC98, San Francisco, CA, 1998, pp 726–731. 79Google Scholar
  2. [2]
    Trevor Mudge: “Power: A First class Design Constraint for Future Architectures,” IEEE Conference, HiPC, India, 2000, pp 215–224. 79Google Scholar
  3. [3]
    Nikolaos Bellas, Ibrahim Hajj, Constantine Polychronopoulos and George Stamoulis: “Architectural and Compiler support for Energy Reduction in the Memory Hierarchy of High Performance Microprocessors,” ISLPED, ACM Press New York, USA, 1998, pp 70–75. 79, 80Google Scholar
  4. [4]
    Michael D Powell, Se-Hyun Yang Babak Falsa., Kaushik Roy and T N Vijayakumar: “Gated-Vdd: A circuit Technique to Reduce Leakage in Deep-Submicron Cache Memories,” ISLPED, 2000, pp 90–95. 79, 80, 81, 82Google Scholar
  5. [5]
    Se-Hyun Yang, Michael D Powell, Babak Falsa., Kaushik Roy and T N Vijayakumar: “An Integrated Circuit/Architectural Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches,” Proceedings of the International Symposium on High Performance Computer Architecture (HPCA), Jan 2001. 79, 80, 81, 82Google Scholar
  6. [6]
    Huiyang Zhou, Mark C Toburen, Eric Rottenberg and Thomas M Conte: “Adaptive Mode-Control: A Low-Leakage, Power-Efficient Cache Design,” TR, Dept. of Electrical amp; Computer Engg. North Carolina State University, Raleigh, NC, 27695–7914, Nov 2000. 79, 80, 81, 82Google Scholar
  7. [7]
    Kanad Ghose and Milind B Kamble: “Reducing Power in Superscalar Processor Caches Using Subbanking, Multiple Line Buffers and Bit-Line Segmentation,” ISLPED, ACM Press, New York, USA, 1999, pp 70–75. 79CrossRefGoogle Scholar
  8. [8]
    Hongbo Yang, Guang R Gao, Andres Marquez, George Cai and Ziang Hu: “Power and Energy Impact by Loop Transformations,” http://research.ac.upc.es/-pact01/colp/paper12.pdf 79, 80
  9. [9]
    Stefanos Kaxiras, Zhigang Hu, Girija Narlikar and Rae McLellan: “Cache-Line Decay: A Mechanism to Reduce Cache Leakage Power,” IEEE workshop on Power Aware Computer Systems (PACS), Cambridge, MA, USA, 2000, pp 82–96. 79, 81, 85Google Scholar
  10. [10]
    Victor Delaluz, Mahmut Kandemir, N Vijayakrishna, Anand Sivasubramanian and Mary Jane Irwin: “Hardware and Software Techniques for Controlling DRAM Power Modes,” IEEE Trans. on Computers, Vol.50, No11, Nov 2001, pp 1154–1173. 80CrossRefGoogle Scholar
  11. [11]
    Krishna V Palem, Rodric M Rabbah, Vincent J Mooney III, Pinar Kormatz and Kiran Puttaswamy: “Design Space Optimization of Embedded Memory Systems via Data Remapping,” CREST-TR-02-003 GIT-CC-02-011, Feb 2002. 80Google Scholar
  12. [12]
    John Hennessy: “The Future of Systems Research,” IEEE Computers, Aug 1999, pp 27–33. 80Google Scholar
  13. [13]
    J. Kin, M. Gupta and W. Mangione-Smith: “The Filter Cache: An Energy Efficient Memory Structure,” Proc. IEEE Int’l Symp. Microarchitecture, IEEE CS Press, 1997, pp 184–193. 80Google Scholar
  14. [14]
    Alfred V Aho, Ravi Sethi and Jeffrey D Ulman: “Compilers: Principles, Techniques and Tools,” Addison-Wesley, ISBN: 817-808-046-X, Third Indian Reprint 2000. 82Google Scholar
  15. [15]
    D Burger, Todd M Austin: “The Simplescalar Tool Set, version 2.0:,” CSD Technical Report #1342. University of Wisconsin-Madison, June 1997. 83Google Scholar
  16. [16]
    “SPEC CPU 2000 benchmark suite,” http://www.spec.org 79, 83
  17. [17]
    Stefanos Kaxiras, Zhigang Hu and Margaret Martonosi: “Cache Decay: Exploiting Generational Behavior to Reduce Cache Leakage Power,” Proc. of Int’l Symp. Computer Architecture, ISCA, ACM Press, New York, USA, 2001, pp 240–251. 79, 81Google Scholar
  18. [18]
    Suleyman Sair and Mark Charney: “Memory Behavior of the SPEC2000 Benchmark Suite,” Technical Report, IBM, 2000. 86Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2002

Authors and Affiliations

  • Mohan G. Kabadi
    • 1
  • Natarajan Kannan
    • 1
  • Palanidaran Chidambaram
    • 1
  • Suriya Narayanan
    • 1
  • M. Subramanian
    • 1
  • Ranjani Parthasarathi
    • 1
  1. 1.School of Computer Science and Engineering Anna UniversityChennaiIndia

Personalised recommendations