High Performance Multiprocessor Architecture Design Methodology for Application-Specific Embedded Systems

  • Syed Saif Abrar
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2552)


This paper presents a methodology for the design of application-specific multiprocessor systems. The methodology, named AIM, guides a designer to select the right heterogeneous architecture starting from a set of target applications. The methodology distinguishes between applications and architectures that are modeled as Kahn Process Networks and cycle-accurate bit-true models, respectively. A gradual mapping of applications over architectures is defined to analyze the performance of the resulting system by simulation. As a consequence, functionally complete system is always available with the designer without the overwhelming issues related with the multiprocessor architectures. The described methodology is illustrated through the design of a multiprocessor architecture for an MPEG-1 audio decoder application.


Systolic Array Memory Access Pattern Multiprocessor Architecture Heterogeneous Architecture Architecture Exploration 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Peter, P., Stolberg, H.J.: VLSI implementations of image and video multimedia processing systems. IEEE Trans. on Circuits and Systems for Video technology, Vol. 8. (1998) 878–891CrossRefGoogle Scholar
  2. 2.
    Kienhuis, A.C.J.: Design Space Exploration of Streambased Dataflow Architectures-Methods and Tools, Ph.D. thesis, Delft University of Technology (1999)Google Scholar
  3. 3.
    Kahn, G.: The semantics of a simple language for parallel programming, Proc. of the IFIP Congress 74, North Holland Publishing Co. (1974)Google Scholar
  4. 4.
    Lee, E.A., David, G.M.,: Synchronous data flow. Proc. of the IEEE, Vol. 75. (1987) 1235–1245CrossRefGoogle Scholar
  5. 5.
    Lee, E.A., Parks, T.M.,: Dataflow process networks. Proc. of the IEEE, Vol. 83. (1995) 773–799CrossRefGoogle Scholar
  6. 6.
    Joseph, B., Ha, S., Lee, E.A., David, G.M.: Ptolemy: A framework for simulating and prototyping heterogeneous systems. Int. Journal of Computer Simulation, Special issue on Simulation Software Development. (1992)Google Scholar
  7. 7.
    Chang, W., Ha, S., Lee, E.A.,: Heterogeneous simulation-mixing discrete event models with dataflow. Journal of VLSI Processing, Vol. 15. (1997) 127–144CrossRefGoogle Scholar
  8. 8.
    Kung, H.T.: Why systolic architectures?. IEEE Computer, Vol. 15. (1982)Google Scholar
  9. 9.
    Kung, H.T., Leiserson, C.E.: Systolic arrays (for VLSI). Sparse Matrix Symposium, SIAM (1978) 256–282Google Scholar
  10. 10.
    Kung, S.Y., Arun, K.S., Gal-Ezer, R.J., Rao, D.V. B.: Wavefront array processor: language, architecture, and applications. IEEE Trans. on Computers, Special Issue on Parallel and Distributed Computer, Vol. 31. (1982) 1054–1066CrossRefGoogle Scholar
  11. 11.
    Michele, G.M., Sami, M.: Hardware/Software Co-Design. Series E: Applied Sciences, NATO ASI Series, Vol. 310. (1996)Google Scholar
  12. 12.
    Chen, D.C., Rabaey, J.M.: Paddi: Programmable arithmetic devices for digital signal processing. Proc. of VLSI Signal Processing IV (1990) 240–249Google Scholar
  13. 13.
    Lippens, P.E.R., van Meerbergen, J.L., van der Werf, A., Verhaegh, W.F.J., McSweeney, B.T., Huisken, J.O., McArdle, O.P.: PHIDEO: A silicon compiler for high speed algorithms. Proc. EDAC (1991) 436–441Google Scholar
  14. 14.
    Gupta R.K., Liao, S.Y.: Using a programming language for digital system design. IEEE Design amp; Test of Computers,Vol. 14. (1997) 72–80CrossRefGoogle Scholar
  15. 15.
    Hein, C., Pridgen, J., Kline, W.: RASSP: virtual prototyping of DSP systems. Proc. DAC (1997)Google Scholar
  16. 16.
    Klenke, R.H., Meyassed, M., Aylor, J.H., Johnson, B.W., Rao, R., Ghosh, A.: An integrated design environment for performance and dependability analysis. Proc. DAC (1997)Google Scholar
  17. 17.
    Kahn, G., MacQueen, D.B.: Coroutines and networks of parallel processes. Proc. of the IFIP Congress 77. North-Holland Publishing Company Co. (1977)Google Scholar
  18. 18.
    de Kock E.A.: YAPI: Application modeling for signal processing systems.Proc.DAC (2000)Google Scholar
  19. 19.
    Kruijtzer, W.: TSS: Tool for System Simulation. ISTNewsletter, Philips Internal Publication (1997) 5–7Google Scholar
  20. 20.
    Benini, L., Micheli, G.D., Macii, E., Sciuto, D., Silvano, C.: Asymptotic Zero-Transition Activity Encoding for Address Busses in Low-Power Microprocessor-Based Systems. IEEE 7th Great Lakes Symposium on VLSI. (1997) 77–82Google Scholar
  21. 21.
    Stan, M.R., Burleson, W.P.: Bus-Invert Coding for Low-Power I/O. IEEE Trans. on VLSI Systems, Vol. 3. (1995) 49–58CrossRefGoogle Scholar
  22. 23.
    Flynn, D.: AMBA: Enabling Reusable On-Chip Designs”, IEEE Micro (1997)Google Scholar
  23. 24.
    Klapproth, P.: PRISC Architecture Framework. Philips Internal Publication (1999)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2002

Authors and Affiliations

  • Syed Saif Abrar
    • 1
  1. 1.Embedded Processor Dept.Philips SemiconductorsBangaloreIndia

Personalised recommendations