Advertisement

Functional and Performance Modeling of Concurrency in VCC

  • William LaRue
  • Sherry Solden
  • Bishnupriya Bhattacharya
Chapter
Part of the Lecture Notes in Computer Science book series (LNCS, volume 2549)

Abstract

VCC ®(Virtual Component Co-Design) is a system level software tool that supports the design of concurrent systems by specifying the functional model as a set of interconnected functional blocks, the system architecture, and the mapping between functional blocks and architectural elements. VCC provides functional simulation, performance estimation, and refinement of the model to implementation. This chapter provides a brief tutorial on the VCC tool. It describes the model of concurrency in VCC’s default discrete event model of computation. While modeling a system, the importance of separating the behavioral model from the implementation architecture is emphasized. The techniques used to model performance and implementation of the architecture components, as a set of collaborating services, are explained in some detail. Customization of the model of computation, and communication between functional blocks is also discussed. An example is provided that demonstrates the dataflow model of computation implemented on top of the VCC infrastructure. Finally the automatic generation of an implementation from VCC (in terms of HDL and/or C, and the communication code) is described.

Keywords

Discrete Event Output Port Input Port Architectural Service Delay Model 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    H. Chang, L. Cooke, M. Hunt, A. McNelly, G. Martin, and L. Todd, “Surviving the SOC Revolution: A Guide to Platform-Based Design,” Kluwer Academic Publishers, 1999. 191Google Scholar
  2. [2]
    T. Grotker, S. Liao, G. Martin, and S. Swan, “System Design with SystemC,” Kluwer Academic Publishers, 2002. 192Google Scholar
  3. [3]
    P. Schaumont, S. Vernalde, L. Rijnders, M. Engels, and I. Bolsens, “Synthesis of multi-rate and variable rate circuits for high speed telecommunications applications,” Proceedings of the European Design and Test Conference, 1997. 192Google Scholar
  4. [4]
    D. D. Gajski, J. Zhu, R. Domer, A. Gerstlauer, and S. Zhao, “SpecC: Specification Language and Methodology,” Kluwer Academic Publishers, 2000. 192Google Scholar
  5. [5]
    K. Van Rompaey, D. Verkest, I. Bolsens, and H. D. Man, “CoWare-a design environment for heterogeneous hardware/software systems,” Proceedings of the European Design Automation Conference, 1996. 192Google Scholar
  6. [7]
    J. T. Buck,, R. Vaidyanathan, “Heterogeneous Modeling and Simulation of Embedded Systems in El Greco,” Proceedings of the International Workshop on Hardware-Software Codesign, 2000. 192Google Scholar
  7. [8]
    Bob Schutz, “Integrated System Design Environment Lowers Development Risk,” Integrated System Design, A Miller Freeman Publication, March 1999. 192Google Scholar
  8. [9]
    F. Balarin, M. Chiodo, P. Giusto, H. Hsieh, A. Jurecska, L. Lavagno, C. Passerone, A. Sangiovanni-Vincentelli, E. Sentovitch, K. Suzuki, and B. Tabbara, “Hard-Software Co-Design of Embedded Systems: The POLIS Approach,” Kluwer Academic Publishers, 1997. 192, 194Google Scholar
  9. [10]
    E. A. de Kock, G. Essink, W. J. M. Smits, P. van der Wolf, J.-Y. Brunel, W. M. Kruijtzer, P. Lieverse, and K. A. Vissers, “YAPI: Application modeling for signal processing systems,” Proceedings of the Design Automation Conference, 2000. 192, 201Google Scholar
  10. [11]
    S. Edwards, L. Lavagno, E. A. Lee, and A. Sangiovanni-Vincentelli, “Design of embedded systems: Formal models, validation and synthesis,” Proceedings of the IEEE, Vol. 85, No. 3, March 1997. 196Google Scholar
  11. [12]
    E. A. Lee, and D. G. Messerschmitt, “Static scheduling of Synchronous dataflow programs for digital signal processing,” IEEE Transactions on Computers, Vol. C-36, No. 2, February, 1987. 201Google Scholar
  12. [13]
    J. T. Buck, S. Ha, E. A. Lee, and D. G. Messerschmitt, “Ptolemy: A Framework for Simulating and Prototyping Heterogeneous Systems,” International Journal of Computer Simulation, Vol. 4, April, 1994. 201Google Scholar
  13. [14]
    S. S. Bhattacharyya, P. K. Murthy, and E. A. Lee, “Software Synthesis from Dataflow Graphs,” Kluwer Academic Publishers, 1996. 201Google Scholar
  14. [15]
    G. Kahn, “The semantics of a simple language for parallel programming,” J. L. Rosenfeld, editor, Information Processing, North-Holland Publishing Company, 1974. 201Google Scholar
  15. [16]
    S. Solden, “Architectural Services Modeling for Performance in HW-SW Co-Design,” Proceedings of the Workshop on Synthesis and System Integration of Mixed Technologies (SASIMI), Japan, October, 2001. 211Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2002

Authors and Affiliations

  • William LaRue
    • 1
  • Sherry Solden
    • 1
  • Bishnupriya Bhattacharya
    • 1
  1. 1.Cadence Design SystemsSan Jose

Personalised recommendations