Skip to main content

FPGA Implementation of Digital Chaotic Cryptography

  • Conference paper
  • First Online:
EurAsia-ICT 2002: Information and Communication Technology (EurAsia-ICT 2002)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 2510))

Included in the following conference series:

Abstract

In this paper, we present the digital chaotic cryptography implementation on FPGA. The system realization uses AR filter and modulo function as a non - linear component. The hardware implementation of FPGA-based which consumed 288 CLBs has been successfully developed for 24 bits fixed point system using 4-th order filter. The maximum clock frequency used in the experiment is 6.747 MHz.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Bianco, Mark E., Reed, Dana A., Encryption System Based on Chaos Theory, Patent Number: US5048086, September 1991

    Google Scholar 

  2. Conover W.J, Practical Non Parametric Statistic, John Wiley & Son, 1980.

    Google Scholar 

  3. Denny Gulick, Encounters with Chaos, Mac Graw Hill, 1992.

    Google Scholar 

  4. Kristina Kelber, Wolfgang Schwarz, Digital Realization of Discrete Time Chaos Generators, IEEE Transactions on Circuits and Systems, 1998.

    Google Scholar 

  5. Kristina Kelber, N-dimensional Uniform Probability Distribution in Nonlinear Auto-Regressive Filter Structures, IEEE Transactions on Circuits and Systems, September 2000.

    Google Scholar 

  6. Man Young Rhee, Cryptography and Secure Communications, Mc Graw Hill, 1994.

    Google Scholar 

  7. Marco Gotz, Non Linier Digital Waveform Coding of Chaotic Signals, Technische Universität Dresden, 1998.

    Google Scholar 

  8. Runs Test for Detecting Non-Randomness, http://www.itl.nist.gov/div898/handbook/eda/section3/eda35d.htm, 2001.

  9. Wolfgang, Kutzer, Chaotic Signal Generated by Digital Filter Overflow, Technische Universität Dresden, 1998.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2002 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Utami, D., Suwastio, H., Sumadjudin, B. (2002). FPGA Implementation of Digital Chaotic Cryptography. In: Shafazand, H., Tjoa, A.M. (eds) EurAsia-ICT 2002: Information and Communication Technology. EurAsia-ICT 2002. Lecture Notes in Computer Science, vol 2510. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-36087-5_28

Download citation

  • DOI: https://doi.org/10.1007/3-540-36087-5_28

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-00028-0

  • Online ISBN: 978-3-540-36087-2

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics