This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Bibliography
T. Kobayashi et al., “A Current-Controlled Latch Sense Amplifier and a Static Power-Saving Input Buffer for Low-Power Architecture”, IEEE Journal of Solid State Circuits, Vol. 28, No 4, (April 1993).
H. Miyamoto et al., “Improved Address Buffers, TTL Input Current Reduction, and Hidden Refresh test Mode in a 4-Mb DRAM”, IEEE Journal of Solid State Circuits, Vol. 25, No 2, (April 1990).
C. Wang et al., “A 3.3-V/5-V Low Power TTL-to-CMOS Input Buffer”, IEEE Journal of Solid State Circuits, Vol. 33, No 4, (April 1998).
C. Yoo et al., “A Static Power Saving TTL-toCMOS Input Buffer”, IEEE Journal of Solid State Circuits, Vol. 30, No 5, (May 1995).
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
(2005). The Input Buffer. In: VLSI-Design of Non-Volatile Memories. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-26500-7_8
Download citation
DOI: https://doi.org/10.1007/3-540-26500-7_8
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-20198-4
Online ISBN: 978-3-540-26500-9
eBook Packages: EngineeringEngineering (R0)