This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Bibliography
B. Venkatesh et al., “A 55ns 0.35um 5V-Only 16M Flash Memory with Deep-Power-Down”, ISSCC96.
R. Micheloni, M. Zammattio, G. Campardo, O. Khouri, and G. Torelli, “Hierarchical sector biasing organization for Flash memories”, in Records 2000 IEEE Int. Workshop on Memory Technology, Design and Testing, pp. 29–33, (Aug. 2000).
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
(2005). From Specification Analysis to Floorplan Definition. In: VLSI-Design of Non-Volatile Memories. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-26500-7_22
Download citation
DOI: https://doi.org/10.1007/3-540-26500-7_22
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-20198-4
Online ISBN: 978-3-540-26500-9
eBook Packages: EngineeringEngineering (R0)