Abstract
In this paper we presented a new approach to interconnection networks for high-performance multiprocessor systems. First, we examined the functions performed by interconnection networks, in general, and identified the delays that are limiting factors to the performance of conventional multistage networks. Then we proposed a network structure which optimizes the delays of each network function, by separating the control flow from the data flow and transmitting the control information through a hierarchy of physical paths with varying transfer speeds. We showed that the control hierarchy could be implemented by using fast networks provided by crossbars and slower networks provided by Δ-nets. Finally, we presented the results of a feasibility study, which showed that the hierarchical control networks are realizable with current VLSI technology.
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
References
G.F. Pfister, W.C. Brantley, D.A. George, S.L. Harvey, W.J. Kleinfelder, K.P. McAuliffe, E.A. Melton, V.A. Norton, and J. Weiss, "The IBM Research Parallel Processor Prototype (RP3): Introduction and Architecture", Proceedings of 1985 Int'l Conf. on Parallel Processing, pp. 764–771
L.R. Goke and G.J. Lipovski, "Banyan Networks for Partitioning Multiprocessor Systems", Proceedings of 1st Annual Symposium in Computer Architecture, Univ. of Florida, Gainsville, FL 1973, pp. 21–28
P. Franaszek, "Path Hierarchies in Interconnection Networks", IBM Journal of R&D, Jan. 1987, pp. 120–131
W.A. Roseukranz, "Some Theorems on the Instability of the Exponential Back-off Protocol", Performance '84, E. Gelembe (Editor), Elsevier Science Publishers B.V. (North-Holland), 1984
C.J. Georgiou, "Fault-Tolerant Crosspoint Switching Networks", Proceedings of 14th Int'l Conf. on Fault-Tolerant Computing, FTCS-14, Kissimmee, FL, 1984, pp. 240–245
E.E. Davidson, "Electrical Design of a High-Speed Computer Package", IBM Journal of R&D, vol. 26, No. 3, May 1982
R. Grondalski, "A VLSI Chip Set for a Massively Parallel Architecture", Proceedings of 1987 Int'l Solid-State Circuits Conf., ISSCC 1987, New York City, pp. 198–199
M.A. Franklin, "VLSI Performance Comparison of Banyan and Crossbar Communications Networks", IEEE Transactions on Computers, pp. 283–291, April 1981
A. Tantawi, "Performance Modelling and Analysis of a Hierarchically Interconnected Multiprocessor", in preparation.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1988 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Franaszek, P.A., Georgiou, C.J. (1988). Multipath hierarchies in interconnection networks. In: Houstis, E.N., Papatheodorou, T.S., Polychronopoulos, C.D. (eds) Supercomputing. ICS 1987. Lecture Notes in Computer Science, vol 297. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-18991-2_8
Download citation
DOI: https://doi.org/10.1007/3-540-18991-2_8
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-18991-6
Online ISBN: 978-3-540-38888-3
eBook Packages: Springer Book Archive