Skip to main content
SpringerLink
Log in
Book cover

International Conference on Parallel Processing

CONPAR 1986: CONPAR 86 pp 222–229Cite as

Information processing with associative processors

  • Architectural Aspects (Session 3.1)
  • Conference paper
  • First Online:

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 237))

Abstract

Associative processors keep their data in content addressable memories (CAMs) accessing them by content, not address. Our interest concentrates on how associative processors can be used for inference processes.

We have developed the model of an associative processor based on the Deduction Plan theorem proving method. Our approach also includes a unification algorithm which provides information about all causes of unification conflicts (if any) and allows simple backtracking of the unification graph.

Project sponsored by the Deutsche Forschungsgemeinschaft (DFG) under grant number Ma 581/4-1

This is a preview of subscription content, log in via an institution.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

6. References

  1. C.-L. Chang, R. C.-T. Lee: Symbolic Logic and Mechanical Theorem Proving. Academic Press, New York 1973

    Google Scholar 

  2. W. Dilger, A. Janson: Unifikationsgraphen für intelligentes Backtracking in Deduktionssystemen. Proc. GWAI-83, Informatik-Fachberichte 76, Springer Verlag Berlin 1983, 189–196.

    Google Scholar 

  3. S. Matwin, T. Pietrzykowski: Intelligent Backtracking in Plan-Based Deduction. IEEE Trans. on Pattern Analysis and Machine Intelligence, vol. PAMI-7 (1985), 682–692.

    Google Scholar 

  4. B. Parhami: Associative Memories and Processors. An Overview and Selected Bibliography. Proc. IEEE 61 (1973), 722–730.

    Google Scholar 

  5. R.E. Shostak: Refutation graphs. Artificial Intelligence, vol. 7 (1976), 51–64.

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Universität Kaiserslautern Fachbereich Informatik, D-6750, Kaiserslautern

    Hans-Albert Schneider

  2. FhG-IITB, Sebastian-Kneipp-Str. 12, D-7500, Karlsruhe

    Werner Dilger

Authors
  1. Hans-Albert Schneider
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Werner Dilger
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Wolfgang Händler Dieter Haupt Rolf Jeltsch Wilfried Juling Otto Lange

Rights and permissions

Reprints and permissions

Copyright information

© 1986 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Schneider, HA., Dilger, W. (1986). Information processing with associative processors. In: Händler, W., Haupt, D., Jeltsch, R., Juling, W., Lange, O. (eds) CONPAR 86. CONPAR 1986. Lecture Notes in Computer Science, vol 237. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-16811-7_174

Download citation

  • DOI: https://doi.org/10.1007/3-540-16811-7_174

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-16811-9

  • Online ISBN: 978-3-540-44856-3

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation