Skip to main content

An Easily Testable and Reconfigurable Pipeline for Symmetric Block Ciphers

  • Conference paper
  • 705 Accesses

Part of the book series: Lecture Notes in Computer Science ((LNSC,volume 4236))

Abstract

In this paper, we present an easily-testable and reconfigurable pipeline for symmetric block ciphers. Bypass links with some extra pipeline stages are employed to detect errors, locate the corresponding faults, and reconfigure during normal operation. Duplicate computation, realized by using bypass links, is used to check the functionality of the modules for encryption. Test cycle insertion is controlled by activating bypass links either periodically or selectively, depending on the needs. Hardware overhead can be minimized by utilizing existing pipeline with one extra stage. Recovery from errors is achieved with negligible time overhead using the same bypass links employed for error detection.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Wolter, S., Matz, H., Schubert, A., Laur, R.: On the VLSI implementation of the International data encryption algorithm IDEA. IEEE Int. Symp. Circuits and Systems 1, 397–400 (1995)

    Google Scholar 

  2. Fernandez-Gomez, S., Rodriguez-Andina, J.J., Mandado, E.: Concurrent error detection in block ciphers. In: IEEE International Test Conference, pp. 979–984 (2000)

    Google Scholar 

  3. Bonnenberg, H., Curiger, A., Felber, N., Kaeslin, H., Zimmermann, R., Fichtner, W.: Vinci: Secure test of a VLSI high-speed encryption system. In: IEEE International Test Conference, pp. 782–790 (1993)

    Google Scholar 

  4. Karri, R., Wu, K., Mishra, P., Kim, Y.: Concurrent error detection schemes for fault-based side-channel cryptanalysis of symmetric block ciphers. IEEE Trans. CAD 21(12), 1509–1517 (2002)

    Google Scholar 

  5. Menezes, A., van Oorschot, P., Vanstone, S.: Handbook of Applied Cryptography. CRC Press, Boca Raton (1996)

    Book  Google Scholar 

  6. Daemen, J., Rijmen, V.: AES proposal: Rijndael, http://www.esat.kuleuven.ac.be/~rijmen/rijndael/rijndaeldocV2.zip

  7. Karri, R., Kuznetsov, G., Goessel, M.: Parity-based concurrent error detection in symmetric block ciphers. In: IEEE Int. Test Conf., pp. 919–926 (2003)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2006 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Lee, MH., Choi, YH. (2006). An Easily Testable and Reconfigurable Pipeline for Symmetric Block Ciphers. In: Breveglieri, L., Koren, I., Naccache, D., Seifert, JP. (eds) Fault Diagnosis and Tolerance in Cryptography. FDTC 2006. Lecture Notes in Computer Science, vol 4236. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11889700_12

Download citation

  • DOI: https://doi.org/10.1007/11889700_12

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-46250-7

  • Online ISBN: 978-3-540-46251-4

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics