Abstract
Cryptographic algorithms are usually compute-intensive and more efficiently implemented in hardware than in software. By taking advantage of FPGA technology, some work offers high performance and flexible solutions for cryptographic algorithms. But FPGAs still have some drawbacks. To overcome inherent shortages of FPGA, a novel asynchronous reconfigurable cryptographic engine (ARCEN) is introduced. In this architecture, reconfigurable cryptographic array is the kernel. It routes signals asynchronously between adjacent cells through Neighbor-to-Neighbor wires with 4-phase handshaking protocol. Computation circuit for reconfigurable cell is developed with modified DSDCVS logic. Experiment results show that the architecture has a better performance than FPGA.
This work is supported by Natural Science Foundation of Zhejiang Province, China (Grant No. Y105355).
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Tse, K.W., Yuk, T.I., Chan, S.S.: Implementation of the data encryption standard algorithm with FPGAs. In: Proceedings of the 3th International Workshop on Field-programmable Logic and Applications, Oxford, England, pp. 412–419 (September 1993)
Shand, M., Vuillemin, J.: Fast implementations of RSA cryptography. In: Proceedings of the 11th Symposium on Computer Arithmetic, Windsor, ONT, Canada, June 29-July 2, pp. 252–259 (1993)
Cheung, R.C.C., Luk, W., Cheung, P.Y.K.: Reconfigurable Elliptic Curve Cryptosystems on a Chip. In: Proceedings of the conference on Design, Automation and Test in Europe, Munich, Germany, March 07-11, vol. 1, pp. 24–29 (2005)
Sklavos, N., Koufopavlou, O.: Implementation of the SHA-2 Hash Family Standard Using FPGAs. The Journal of Supercomputing 31(3), 227–248 (2005)
Hartenstein, R.W., Hoffmann, T., Nadeldinger, U.: Design-Space Exploration of Low Power Coarse Grained Reconfigurable Datapath Array Architectures. In: Soudris, D.J., Pirsch, P., Barke, E. (eds.) PATMOS 2000. LNCS, vol. 1918, pp. 118–128. Springer, Heidelberg (2000)
Yu, Z.C., Furber, S.B., Plana, L.A.: An investigation into the security of self-timed circuits. In: Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems, pp. 206–215. IEEE Computer Society Press, Los Alamitos (2003)
Choy, C.S., Butas, J., Povazanec, J., et al.: A New Control Circuit for Asynchronous Micropipelines. IEEE Transaction on Computer 50(9), 992–997 (2001)
Mathew, S., Sridhar, R.: A data-driven micropipeline structure using DSDCVSL. In: Proceedings of the IEEE 1999 Custom Integrated Circuits Conference, San Diego, CA, USA, May 16-19, pp. 295–298 (1999)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Sun, K., Ping, L., Wang, J., Liu, Z., Pan, X. (2006). Design of a Reconfigurable Cryptographic Engine. In: Jesshope, C., Egan, C. (eds) Advances in Computer Systems Architecture. ACSAC 2006. Lecture Notes in Computer Science, vol 4186. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11859802_43
Download citation
DOI: https://doi.org/10.1007/11859802_43
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-40056-1
Online ISBN: 978-3-540-40058-5
eBook Packages: Computer ScienceComputer Science (R0)