Abstract
We present a top-down technique to estimate the average dynamic power consumption of combinational circuits at the register transfer level. The technique also captures the power-delay characteristics of a given combinational circuit. It uses the principles of logical effort to estimate the variation in capacitance, and a combination of existing techniques to estimate the variation in activity, over the delay curve of operation of the circuit. The technique does not involve post-estimation characterization and is applicable across technology nodes. The estimated power obtained from our method shows good accuracy with respect to the power obtained from a commercial gate-level power estimation tool.
This research was supported by Advanced Micro Devices, Inc.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Bernacchia, G., Papaefthymiou, M.C.: Analytical Macromodeling for High-Level Power Estimation. In: Proceedings of the International Conference on Computer-Aided Design, pp. 280–283 (1999)
Buyuksahin, K.M., Najm, F.N.: Early Power Estimation for VLSI Circuits. IEEE Transactions on Computer-Aided-Design of Integrated Circuits and Systems 24(7), 1076–1088 (2005)
Bruno, M., Macii, A., Poncino, M.: A statistical power model for non-synthetic RTL operators. In: Chico, J.J., Macii, E. (eds.) PATMOS 2003. LNCS, vol. 2799, pp. 208–218. Springer, Heidelberg (2003)
Sutherland, I., Sproull, R., Harris, D.: Logical Effort: Designing Fast CMOS Circuits. Morgan Kaufmann, San Francisco (1999)
Macii, E., Pedram, M., Somenzi, F.: High-Level Power Modeling, Estimation and Optimization. IEEE Transactions on Computer-Aided-Design of Integrated Circuits and Systems 17(11), 1061–1079 (1998)
Raghunathan, A., Dey, S., Jha, N.K.: Register-Transfer Level Estimation Techniques for Switching Activity and Power Consumption. In: Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 158–165 (1996)
Zafalon, R., Rossello, M., Macii, E., Poncino, M.: Power Macromodeling for a High Quality RT-level Power Estimation. In: Proceedings of the International Symposium on Quality of Electronic Design, p. 59 (2000)
Llopis, R.P., Goossens, K.: The Petrol Approach to High-Level Power Estimation. In: Proceedings of the International Symposium on Low Power Electronics and Design, pp. 130–132 (1998)
Chen, C., Tsui, C.: Towards the Capability of Providing Power-Area-Delay Trade-off at the Register Transfer Level. In: Proceedings of the International Symposium on Low Power Electronics and Design, pp. 24–29 (1998)
Ravi, S., Raghunathan, A., Chakradhar, S.: Efficient RTL Power Estimation for Large Designs. In: Proceedings of the International Conference on VLSI Design, pp. 431–439 (2003)
Nemani, M., Najm, F.N.: Towards a High-Level Power Estimation Capability. IEEE Transactions on Computer-Aided-Design of Integrated Circuits and Systems 15(6), 588–598 (1996)
Marculescu, D., Marculescu, R., Pedram, M.: Information Theoretic Measures of Energy Consumption at Register Transfer Level. In: Proceedings of the International Symposium on Low Power Electronic Design, pp. 81–86 (1995)
Uchino, T., Minami, F., Mitsuhashi, T., Goto, N.: Switching Activity Analysis using Boolean Approximation Method. In: Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 20–25 (1995)
OR1200 processor and Floating-point co-processor, http://www.opencores.org/
Hansen, M.C., Yalcin, H., Hayes, J.P.: Unveiling the ISCAS-85 Benchmarks: A Case Study in Reverse Engineering. IEEE Design and Test 16(3), 72–80 (1999)
Baena, C., Juan-Chico, J., Bellido, M.J., Ruiz de Clavijo, P., Jiménez, C.J., Valencia, M.: Measurement of the switching activity of CMOS digital circuits at the gate level. In: Hochet, B., Acosta, A.J., Bellido, M.J. (eds.) PATMOS 2002. LNCS, vol. 2451, pp. 353–362. Springer, Heidelberg (2002)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Sambamurthy, S., Abraham, J.A., Tupuri, R.S. (2006). Delay Constrained Register Transfer Level Dynamic Power Estimation. In: Vounckx, J., Azemard, N., Maurine, P. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2006. Lecture Notes in Computer Science, vol 4148. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11847083_4
Download citation
DOI: https://doi.org/10.1007/11847083_4
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-39094-7
Online ISBN: 978-3-540-39097-8
eBook Packages: Computer ScienceComputer Science (R0)