Energy Consumption for Transport of Control Information on a Segmented Software-Controlled Communication Architecture

  • Kris Heyrman
  • Antonis Papanikolaou
  • Francky Catthoor
  • Peter Veelaert
  • Koen Debosschere
  • Wilfried Philips
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3985)


The segmented bus is a power-efficient architecture for intra-tile SoC communication, where energy is saved by switching off unused bus segments cycle-by-cycle. We determine the pattern of switch control bits and calculate the cost of transporting them. A test case indicates that the cost is much lower than the gain obtained from the segmentation, and that the prospects of segmented buses remain promising.


Digital Signal Processor Control Information Switch Control Access Schedule Digital Audio Broadcast 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    The ATOMIUM tool suite,
  2. 2.
    Catthoor, F., et al.: Custom memory management methodology exploration of memory organization for embedded multimedia system design. Kluwer, Dordrecht (1998)zbMATHGoogle Scholar
  3. 3.
    Chen, J.Y., et al.: Segmented bus design for low-power systems. IEEE VLSI (March 1999)Google Scholar
  4. 4.
    Duato, J., et al.: Interconnection networks, an engineering approach. IEEE Computer Society, Los Alamitos (1997)Google Scholar
  5. 5.
    Dutta, S., et al.: Viper: a multiprocessor SoC for advanced set-top box and digital TV systems. IEEE Design & Test (September 2001)Google Scholar
  6. 6.
    Gangwar, A., et al.: Evaluation of bus based interconnect mechanisms in clustered VLIW architectures. DATE (2005)Google Scholar
  7. 7.
    Guo, J., et al.: Physical design implementation of segmented buses to reduce communication energy. In: ASP-DAC (2006)Google Scholar
  8. 8.
    Khailany, B., et al.: Imagine: media processing with streams. IEEE Micro (March 2001)Google Scholar
  9. 9.
    Li, Y., et al.: Prefix computation using a segmented bus. In: Southeastern Symposium on System Theory (April 1996)Google Scholar
  10. 10.
    Blast Chip 4.0 User Guide Magma Design Automation, Cupertino, CA 95014, pp. 271–351,
  11. 11.
    Papanikolaou, A., et al.: Architectural and physical design optimizations for efficient intra-tile communication. In: Proc. Intnl. SoC Symp., Finland (November 2005)Google Scholar
  12. 12.
    TMS320VC5471 fixed-point digital signal processor data manual,
  13. 13.
    TMS320VC5510/5510A Fixed-Point Digital Signal Processors,
  14. 14.
    Van Meeuwen, T., et al.: System-level interconnect architecture exploration for custom memory organisations. In: ISSS (2001)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2006

Authors and Affiliations

  • Kris Heyrman
    • 1
  • Antonis Papanikolaou
    • 2
  • Francky Catthoor
    • 3
  • Peter Veelaert
    • 4
  • Koen Debosschere
    • 5
  • Wilfried Philips
    • 6
  1. 1.Hogeschool Gent, Schoonmeersstraat 52, B-9000 Gent, Belgium, and IMECLeuvenBelgium
  2. 2.IMECBelgium
  3. 3.IMEC, and Katholieke Universiteit LeuvenHeverleeBelgium
  4. 4.Hogeschool GentBelgium
  5. 5.ELISGhent UniversityGentBelgium
  6. 6.TELINGhent UniversityBelgium

Personalised recommendations