Dynamic Partial Reconfigurable FIR Filter Design
This paper presents a novel partially reconfigurable FIR filter design that employs dynamic partial reconfiguration. Our scope is to implement a low-power, area-efficient autonomously reconfigurable digital signal processing architecture that is tailored for the realization of arbitrary response FIR filters using Xilinx FPGAs. The implementation of design addresses area efficiency and flexibility allowing dynamically inserting and/or removing the partial modules to implement the partial reconfigurable FIR filters with various taps. This FIR filter design method shows the configuration time improvement, good area efficiency and flexibility by using the dynamic partial reconfiguration method.
Unable to display preview. Download preview PDF.
- 1.Mesquita, D., Moraes, F., Palma, J., Moller, L., Calazanas, N.: Remote and Partial Reconfiguration of FPGAs: tools and trends. In: International Parallel and Distributed Processing Symposium (2003)Google Scholar
- 2.Raghavan, A. K., Shutton, P.: JPG-A partial bitstream generation tool to support partial reconfiguration in Virtex FPGAs. In: Proc. Of the International Parallel and Distributed Processing Symposium (2002)Google Scholar
- 3.Xilinx Inc.: XAPP 290: Two flows for Partial Reconfiguration: Module Based or Difference Based (September 2004), http://www.xilinx.com
- 4.Xilinx Inc.: Development System Reference Guide, http://www.xilinx.com
- 6.Xilinx: Managing Partial Dynamic Reconfiguration in Virtex-II Pro FPGAs. Xcell Journal, Xilinx, Fall (2004)Google Scholar