A 1,632 Gate-Count Zero-Overhead Dynamic Optically Reconfigurable Gate Array VLSI

  • Minoru Watanabe
  • Fuminori Kobayashi
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3985)


A Zero-Overhead Dynamic Optically Reconfigurable Gate Array (ZO-DORGA), based on a concept using junction capacitance of photodiodes and load capacitance of gates constructing a gate array as configuration memory, has been proposed to realize a single instruction set computer that requires zero-overhead fast reconfiguration. To date, although the concept and architecture have been proposed and some simulation results of designs have been presented, a ZO-ORGA VLSI chip has never been fabricated. In this paper, the first 1,632 gate-count zero-overhead VLSI chip fabricated using 0.35 um CMOS process technology is presented. The 1,632 ZO-DORGA-VLSI is not only the first prototype VLSI chip; it is also the largest gate-count ORGA. Such a large gate count ORGA had never been fabricated until this study. The performance of ZO-DORGA-VLSI is clarified and discussed using experimental results.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
  2. 2.
    Yunquing, Y., Murakami, K.: Reconfigurable neural network using DAP/DNA. In: International Conference on High Performance Computing and Grid in Asia Pacific Region, pp. 432–433 (2004)Google Scholar
  3. 3.
    Yoshida, M., Soga, T., Yoshimatsu, N., Murakami, K.: SysteMorph prototyping on DAP/DNA. In: IEEE Asia-Pacific Conference on Advanced System Integrated Circuits, pp. 420–423 (2004)Google Scholar
  4. 4.
    Nakano, H., Shindo, T., Kazami, T., Motomura, M.: Development of dynamically reconfigurable processor LSI. NEC Tech. J. (Japan) 56(4), 99–102 (2003)Google Scholar
  5. 5.
    Suzuki, M., Hasegawa, Y., Yamada, Y., Kaneko, N., Deguchi, K., Amano, H., Anjo, K., Motomura, M., Wakabayashi, K., Toi, T., Awashima, T.: Stream applications on the dynamically reconfigurable processor. In: IEEE International Conference on Field-Programmable Technology, pp. 137–144 (2004)Google Scholar
  6. 6.
    Altera Corporation, “Altera Devices”,
  7. 7.
    Xilinx Inc., “Xilinx Product Data Sheets”,
  8. 8.
    Mumbru, J., Panotopoulos, G., Psaltis, D., An, X., Mok, F., Ay, S., Barna, S., Fossum, E.: Optically Programmable Gate Array. In: SPIE of Optics in Computing 2000, vol. 4089, pp. 763–771 (2000)Google Scholar
  9. 9.
    Mumbru, J., Zhou, G., An, X., Liu, W., Panotopoulos, G., Mok, F., Psaltis, D.: Optical memory for computing and information processing. In: SPIE on Algorithms, Devices, and Systems for Optical Information Processing III, vol. 3804, pp. 14–24 (1999)Google Scholar
  10. 10.
    Mumbru, J., Zhou, G., Ay, S., An, X., Panotopoulos, G., Mok, F., Psaltis, D.: Optically Reconfigurable Processors. In: SPIE Critical Review 1999 Euro-American Workshop on Optoelectronic Information Processing, vol. 74, pp. 265–288 (1999)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2006

Authors and Affiliations

  • Minoru Watanabe
    • 1
  • Fuminori Kobayashi
    • 1
  1. 1.Department of Systems Innovation and InformaticsKyushu Institute of TechnologyFukuokaJapan

Personalised recommendations