Advertisement

Implementation of Inner Product Architecture for Increased Flexibility in Bitwidths of Input Array

  • Kwangsup So
  • Jinsang Kim
  • Won-Kyung Cho
  • Young-Soo Kim
  • Doug Young Suh
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3985)

Abstract

Most digital signal processing (DSP) algorithms for multimedia and communication applications require multiplication and addition operations. Especially matrix-matrix or matrix-vector multiplication are frequently used in DSP algorithms needs inner product arithmetic which takes most processing time. Also multiplications for the DSP algorithms have different input bitwidths. Therefore, the multiplications for inner product need to be sufficiently flexible in terms of bitwidths to utilize the multiplication resources efficiently. This paper proposes a novel reconfigurable inner product architecture thas is using a pipelined adder array, which features increased flexibility in bitwidths of input arrays. The proposed architecture consists of sixteen 4x4 multipliers and a pipelined adder array and can compute the inner product of input arrays with any combination of multiples of 4 bitwidths such as 4x4, 4x8, 4x12, ...16x16. Experimental results show that the proposed architecture has latency of maximum 9 clock cycles and the throughput of 1 clock cycle for inner product of various bitwidths of input arrays. When TSMC 0.18 um libraries are used, the chip area and power dissipation of the proposed architecture are 332162 (nand gates) and 3.46 mW, respectively. The proposed architecture can be applied to a reconfigurable arithmetic engine for real-time DSP applications.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Hwang, K.: Computer Arithmetic. Wiley, New York (1979)Google Scholar
  2. 2.
    Lin, R.: ‘Reconfigurable parallel Inner product processor architectures. IEEE Trans. VLSI Syst. 9, 261–272 (2001)CrossRefGoogle Scholar
  3. 3.
    Lee, H.: A power-aware scalable pipelined Booth multiplier. In: Proc. IEEE International SOC Conference 2004, pp. 123–126 (September 2004)Google Scholar
  4. 4.
    Wey, C.-L., Li, J.-F.: Design of reconfigurable array multipliers and multiplier-accumulators. In: Proc. IEEE Asia-pacific conference, vol. 1, pp. 37–40 (December 2004)Google Scholar
  5. 5.
    Smith, S.P., Torng, H.C.: Design of a fast inner product processor. In: Proc. IEEE Symp. Computer Arithmetic, pp. 38–43 (1985)Google Scholar
  6. 6.
    Breveglieri, L., Dadda, L.: A VLSI inner product macrocell. IEEE Trans. VLSI Syst. 6(2), 292–298 (1998)CrossRefGoogle Scholar
  7. 7.
    Dadda, L.: Fast serial input serial output pipelined inner product units. Internal Rep. 87-031, Dep. Elec. Eng. Inform. Sci. Politecnico di Milano, Milano, Italy (1987)Google Scholar
  8. 8.
    Swartzlander, E.: Merged arithmetic. IEEE Trans. Computers C-29, 946–950 (1980)CrossRefGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2006

Authors and Affiliations

  • Kwangsup So
    • 1
  • Jinsang Kim
    • 1
  • Won-Kyung Cho
    • 1
  • Young-Soo Kim
    • 1
  • Doug Young Suh
    • 1
  1. 1.School of Electronics and InformationKyung Hee UniversityGyeonggiKorea

Personalised recommendations