Area/Performance Improvement of NoC Architectures
The design of electronic systems in a System-on-Chip (SoC) depends on the reliable and efficient interconnection of many different components. The Network-on-Chip (NoC) has emerged as a scalable communication infrastructure with high bandwidth able to tackle the communication needs of future SoC. In this paper, we present a generic NoC architecture that can be customized to the specific communication needs of an application in order to reduce the area with minimal degradation of the latency of the system.
Unable to display preview. Download preview PDF.
- 1.Guerrier, P., Greiner, A.: A generic architecture for on-chip packet-switched interconnections. In: DATE (2000)Google Scholar
- 2.Hemani, A., et al.: Network on chip: An arquitectura for billion transistor era. In: Proceedings of the IEEE NorChip Conference (2000)Google Scholar
- 3.Dally, W., Towles, B.: Route packets, not wires: on-chip interconnection networks. In: Proceedings of DAC (2001)Google Scholar
- 4.Murali, S., Micheli, G.: Bandwidth-constrained mapping of cores onto NoC architetcures. In: DATE (2004)Google Scholar
- 5.Lei, T., Kumar, S.: A two-step genetic algorithm for mapping task graphs to a NoC architecture. In: DSD (2003)Google Scholar
- 6.Kreutz, M., et al.: Design space exploration comparing homogeneous and heterogeneous network-on-chip architectures. SBCCI (2005)Google Scholar