Implementation of Realtime and Highspeed Phase Detector on FPGA
We describe the hardware implementation of a phase detector module which is used in a heavy ion accelerator for real-time digital data processing. As this high-speed real-time signal processing currently exceeds the performance of the available DSP processors, we are trying to move some functionality into dedicated hardware. We implemented the phase detection algorithm using a pipeline mechanism to process one data value in every clock cycle. We used a pipelined division operation and implemented an optimized table-based arctan as the main core to compute the phase information. As the result, we are able to process the two 400 MHz incoming data streams with low latency and minimal resource allocation.
KeywordsClock Cycle Digital Signal Processor Lookup Table Phase Information Dedicated Hardware
Unable to display preview. Download preview PDF.
- 1.Andraka, R.: A survey of CORDIC algorithms for FPGA based computers. In: FPGA 1998, Monterey, CA, USA (1998)Google Scholar
- 2.Introduction to DSP (2004), http://www.bores.com/courses/intro/chips/
- 3.Dhodapkar, A., Smith, J.: Comparing Program Phase Detection Techniques. In: Proceedings of the 36th International Symposium on Microarchitecture (2003)Google Scholar
- 4.Hind, M., Rajan, V., Sweeney, P.: Phase shift detection: a problem classification. In: IBM Research Report (2003)Google Scholar
- 5.Iverson, J.: Digital Control Technology Enhances Power System Reliability and Performance. In: Technical Information from Cummins Power Generation. Cummins Power Generation (2004)Google Scholar
- 6.Klingbeil, H.: A Fast DSP-based Phase-detector for Closed-loop RF Control in Synchrotrons. IEEE Transaction on Instrumentation and Measurement (2004)Google Scholar
- 7.Steven, W.: The Scientist and Engineering’s Guide to Digital Signal Processing. California Technical Publishing (1997)Google Scholar
- 8.DSP Tutorial (2001), http://www.wave-report.com/tutorials/DSP.htm