High-Radix Addition and Multiplication in the Electron Counting Paradigm Using Single Electron Tunneling Technology

  • Cor Meenderinck
  • Sorin Cotofana
Conference paper
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4017)


The Electron Counting (EC) paradigm was proved to be an efficient methodology for computing arithmetic operations in Single Electron Tunneling (SET) technology. In previous research EC based addition and multiplication have been implemented. However, the effective performance of these schemes is diminished by fabrication technology imposed practical limitations. To alleviate this problem high radix computation was suggested. In this paper we present a high radix EC addition scheme and a high radix EC multiplication scheme. For both arithmetic operations, we first briefly present the normal (non high radix) EC schemes. Second, we present the high radix schemes and explain their functionality. Third, we explain the implementation of the high radix schemes in details. Finally, we present simulation results and evaluate the schemes in terms of delay and area cost.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Waser, R. (ed.): Nanoelectronics and Information Technology - Advanced Electronic Materials and Novel Devices, 1st edn. Wiley-VCH, Berlin (2003)Google Scholar
  2. 2.
    International Technology Roadmap for Semiconductors, 2003 Edition, Executive Summary (2003), Downloadable from website:
  3. 3.
    Likharev, K.: Single-Electron Devices and Their Applications. Proceeding of the IEEE 87, 606–632 (1999)CrossRefGoogle Scholar
  4. 4.
    Lageweg, C., Cotofana, S., Vassiliadis, S.: Static buffered set based logic gates. In: 2nd IEEE Conference on Nanotechnology (NANO), pp. 491–494 (2002)Google Scholar
  5. 5.
    Cotofana, S., Lageweg, C., Vassiliadis, S.: On computing addition related arithmetic operations via controlled transport of charge. In: Proceedings of 16th IEEE Symposium on Computer Arithmetic, pp. 245–252 (2003)Google Scholar
  6. 6.
    Cotofana, S., Lageweg, C., Vassiliadis, S.: Addition Related Arithmetic Operations via Controlled Transport of Charge. IEEE Transactions of Computers 54, 243–256 (2005)CrossRefGoogle Scholar
  7. 7.
    Wasshuber, C.: About Single-Electron Devices and Circuits. PhD thesis, TU Vienna (1998)Google Scholar
  8. 8.
    Ishibashi, K., Tsuya, D., Suzuki, M., Aoyagi, Y.: Fabrication of a Single-Electron Inverter in Multiwall Carbon Nanotubes. Applied Physics Letters 82, 3307–3309 (2001)CrossRefGoogle Scholar
  9. 9.
    Lageweg, C., Cotofana, S., Vassiliadis, S.: A Linear Threshold Gate Implementation in Single Electron Technology. In: IEEE Computer Society Workshop on VLSI, pp. 93–98 (2001)Google Scholar
  10. 10.
    Meenderinck, C.: Single electron tunneling based arithmetic operations. Master’s thesis, Delft University of Technology (2005)Google Scholar
  11. 11.
  12. 12.
    Likharev, K., Korotkov, A.: Ultradense Hybrid SET/FET Dynamic RAM: Feasibility of Background Charge Independent Room Temperature Single Electron Digital Circuits. In: Proceedings of the International Semiconductor Device Research Symposium, Charlottesville, Virginia, pp. 355–359 (1995)Google Scholar
  13. 13.
    Parhami, B.: Computer Arithmetic. Oxford University Press, Oxford (2000)Google Scholar
  14. 14.
    Dadda, L.: Some schemes for parallel multipliers. Alta Frequenza 34, 349–356 (1965)Google Scholar
  15. 15.
    Meenderinck, C., Cotofana, S.D.: Computing periodic symmetric functions in single electron tunneling technology. In: Proceedings of International Semiconductor Conference (CAS), pp. 47–50 (2005)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2006

Authors and Affiliations

  • Cor Meenderinck
    • 1
  • Sorin Cotofana
    • 1
  1. 1.Computer Engineering LabDelft University of TechnologyDelftThe Netherlands

Personalised recommendations