Advertisement

Hybrid Functional and Instruction Level Power Modeling for Embedded Processors

  • Holger Blume
  • Daniel Becker
  • Martin Botteck
  • Jörg Brakensiek
  • Tobias G. Noll
Part of the Lecture Notes in Computer Science book series (LNCS, volume 4017)

Abstract

In this contribution the concept of Functional-Level Power Analysis (FLPA) for power estimation of programmable processors is extended in order to model even embedded general purpose processors. The basic FLPA approach is based on the separation of the processor architecture into functional blocks like e.g. processing unit, clock network, internal memory etc. The power consumption of these blocks is described by parameterized arithmetic models. By application of a parser based automated analysis of assembler codes the input parameters of the arithmetic functions like e.g. the achieved degree of parallelism or the kind and number of memory accesses can be computed. For modeling an embedded general purpose processor (here, an ARM940T) the basic FLPA modeling concept had to be extended to a so-called hybrid functional level and instruction level model in order to achieve a good modeling accuracy. The approach is exemplarily demonstrated and evaluated applying a variety of basic digital signal processing tasks ranging from basic filters to complete audio decoders. Estimated power figures for the inspected tasks are compared to physically measured values. A resulting maximum estimation error of less than 8 % is achieved.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A framework for architectural-level power analysis and optimizations. In: Proc. of the ISCA, pp. 83–94 (2000)Google Scholar
  2. 2.
    Tiwari, V., Malik, S., Wolfe, A.: Instruction level power analysis and optimization of software. Journal of VLSI Signal Processing 13, 1–18 (1996)Google Scholar
  3. 3.
    Qu, G., Kawabe, N., Usami, K., Potkonjak, M.: Function level power estimation methodology for microprocessors. In: Proc. of the Design Automation Conference, pp. 810–813 (2000)Google Scholar
  4. 4.
    Senn, E., Julien, N., Laurent, J., Martin, É.: Power consumption estimation of a C program for data-intensive applications. In: Hochet, B., Acosta, A.J., Bellido, M.J. (eds.) PATMOS 2002. LNCS, vol. 2451, pp. 332–341. Springer, Heidelberg (2002)CrossRefGoogle Scholar
  5. 5.
    Blume, H., Schneider, M., Noll, T.G.: Power estimation on a functional level for programmable processors. In: Proc. of the TI Devel. Conf., Houston (2004)Google Scholar
  6. 6.
    von Livonius, J., Blume, H., Noll, T.G.: FLPA-based power modeling and power aware code optimization for a Trimedia DSP. In: Proc. of the ProRISC-Workshop, Veldhoven, Netherlands (2005)Google Scholar
  7. 7.
    Furber, S.: ARM System-on-Chip Architecture. Addison-Wesley, Reading (2000)Google Scholar
  8. 8.
    ARM: ARM940T Tech. Ref. Manual, Rev2, ARM DDI 0144B (2000)Google Scholar
  9. 9.
    Sachs, L.: Angewandte Statistik (in German). Springer, Heidelberg (1996)Google Scholar
  10. 10.
    ARM: RealView ARMulator ISS User Guide, V. 1.4, ARM DUI 0207C (2004)Google Scholar
  11. 11.
    ARM: App. Note 93 Benchmarking with ARMulator, ARM DAI 0093A (2002)Google Scholar
  12. 12.
    Senn, E., Julien, N., Laurent, J., Martin, E.: Functional level power analysis: An efficient approach for modeling the power consumption of complex processors. In: Proc. of the IEEE DATE, pp. 666–667 (2004)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2006

Authors and Affiliations

  • Holger Blume
    • 1
  • Daniel Becker
    • 1
  • Martin Botteck
    • 2
  • Jörg Brakensiek
    • 2
  • Tobias G. Noll
    • 1
  1. 1.Chair for Electrical Engineering and Computer SystemsRWTH Aachen UniversityAachenGermany
  2. 2.Nokia Research CenterBochumGermany

Personalised recommendations