Abstract
A growing part of the energy, battery-driven embedded system, is consumed by the off-chip main memory. In order to minimize this memory consumption, an architectural solution is recently adopted. It consists of multi-banking the addressing space instead of monolithic memory. The main advantage in this approach is the capability of setting banks in low power modes when they are not accessed, such that only the accessed bank is maintained in active mode. In this paper we investigate how this power management capability built into modern DRAM devices can be handled for multi-task applications. We aim to find, at system level design, both an efficient allocation of applications tasks to memory banks, and the memory configuration that lessen the energy consumption: number of banks and the size of each bank. Results show the effectiveness of this approach and the large energy savings.
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
SIA: International roadmap for semiconductors (2001)
Rambus, Inc.: 128/144 MBit Direct RDRAM data sheet (1999)
Infineon, Inc.: Mobile-RAM data sheet (2004)
Delaluz, V., Kandemir, M., Vijaykrishnan, N., Sivasubramaniam, A., Irwin, M.: Dram energy management using software and hardware directed power mode control. In: HPCA, 159–170 (2001)
Delaluz, V., Kandemir, M., Sezer, U.: Improving off-chip memory energy behavior in a multi-processor, multi-bank environment. In: LCPC, pp. 100–114 (2001)
Lebeck, A.R., Fan, X., Zeng, H., Ellis, C.: Power aware page allocation. In: ASPLOS (2000)
Kandemir, M., Kolcu, I., Kadayif, I.: Influence of loop optimizations on energy consumption of multi-bank memory systems. In: Proc. Compiler Construction (2002)
Delaluz, V., Kandemir, M., Kolcu, I.: Automatic data migration for reducing energy consumption in multi-bank memory systems. In: DAC (2002)
Ozturk, O., Kandemir, M.: Nonuniform banking for reducing memory energy consumption. In: DATE (2005)
Itoh, K., Sasaki, K., Nakagome, Y.: Trends in low-power RAM circuit technologies. Proc. IEEE 83, 524–543 (1995)
Benini, L., Macci, A., Poncino, M.: A recursive algorithm for low-power memory partitioning. In: ISLPED (2000)
Mamidipaka, M., Dutt, N.: ecacti: An enhanced power estimation model for on-chip caches. Technical Report TR-04-28, Center for Embedded Computer Systems (2004)
Intel, Inc.: PXA 270 data sheet (2005)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Fradj, H.B., Icart, S., Belleudy, C., Auguin, M. (2006). Energy Optimization of a Multi-bank Main Memory. In: Vassiliadis, S., Wong, S., Hämäläinen, T.D. (eds) Embedded Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2006. Lecture Notes in Computer Science, vol 4017. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11796435_21
Download citation
DOI: https://doi.org/10.1007/11796435_21
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-36410-8
Online ISBN: 978-3-540-36411-5
eBook Packages: Computer ScienceComputer Science (R0)