Abstract
A system utilizing reconfigurable hardware of 1 million gates and two CMOS cameras is used in an image analysis system. The system is a part of a sensor system for a robot, and can deliver data about the robots position as well as relative distances of other objects in real time.
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
Benkrid, K., Crookes, D., Smith, J., Benkrid, A.: High Level Programming for Real Time FPGA Based Video Processing. In: IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2001 (April 2001)
Curry, P.M., Morgan, F., Kilmartin, L.: Xilinx FPGA Implementation of an Image Classifier for Object Detection Applications. In: IEEE Signal Processing Society, International Conference on Image Processing, pp. 346–349 (2001)
Demigny, D., Kessal, L., Bourgiba, R., Boudouani, N.: How to Use High Speed Reconfigurable FPGA for Real Time Image Processing. In: Fifth IEEE International Workshop on Computer Architectures for Machine Perception (CAMP 2000) (2000)
Draper, B., Najjar, W., Bøhm, W., Hammes, J., Rinker, R., Ross, C., Bins, J.: Compiling an Optimizing Image Processing Algorithms for FPGAs. In: IEEE International Workshop on Computer Architecture for Machine Perception (CAMP), Padova, Italy, September, 11-13 (2000)
Draper, B.A., Bøhm, W., Hammes, J., Najjar, W., Beveridge, R., Ross, C., Chawathe, M., Desai, M., Bins, J.: Compiling SA-C Programs to FPGAs: Performance Results. In: International Conference on Vision Systems, Vancouver, July 7-8, pp. 220–235 (2001)
Herrmann, S., Mooshofer, H., Dietrich, H., Stechele, W.: A Video Segmentation Algorithm for Hierarchical Object Representation and Its Implementations. IEEE Trans on Circuits and Systems for Video Technology 9(8) (December 1999)
Jacomet, M., Goette, J., Breitenstein, J., Hager, M.: On a Development for Real-Time Information Processing in System-on-Chip Solutions. University of Applied Sciences Berne, Biel School of Engineering and Architecture, Technical Report
Leeser, M., Kitayeva, N., Chrisman, J.: Spatial and Color Clustering on an FPGA-based Computer System. In: Proc. SPIE, vol. 3526, pp. 25–33 (1998)
Luk, W., Andreou, P., Derbyshire, A., Dupont-De Dinechin, D., Rice, J., Shiraz, N., Siganos, D.: A Reconfigurable Engine for Real-Time Video Processing. In: Hartenstein, R.W., Keevallik, A. (eds.) FPL 1998. LNCS, vol. 1482, pp. 169–178. Springer, Heidelberg (1998)
Malamas, E.N., Petrakis, E.G.M., Zervakis, M., Petit, L., Legat, J.D.: A Survey on Industrial Vision Systems. Applications and Tools, Technical Report
Palaniswamy, K.J., Rizkalla, M.E., Sihna, A.C., El-Sharkawy, M., Salama, P.: VHDL Implementation of a 2-D median filter. IEEE, Los Alamitos (1999)
Petit, L., Legat, J.D.: Hardware Techniques for the Real-Time Implementation of Image Processing Algorithms. Microelectronics Laboratory, University Catholique de Louvian, Belgium
Larson, L.: An EPLD Based Transient Recorder for Simulation of Video Signal Processing Devices in a VHDL Environment Close to System Level Conditions. In: Glesner, M., Hartenstein, R.W. (eds.) FPL 1996. LNCS, vol. 1142, pp. 371–375. Springer, Heidelberg (1996)
Harris, C., Stephens, M.: A combined corner and edge detector. In: Matthews, M.M. (ed.) Proceedings of the 4th ALVEY Vision Conference, pp. 147–151 (September 1988)
Besl, P.J., McKay, N.D.: A Metod for Registration of 3-D Shapes. IEEE Trans. on Pattern Analysis and Machine Intelligence 14(2), 239–256 (1992)
Lindh, L.: FASTHARD - A Fast Time Deterministic Hardware Based Real-Time Kernel. Real-Time Workshop, Athens. IEEE press, Los Alamitos (1992)
Kender, J.: Saturation, Hue and Normalized Color. Carnegie-Mellon University, Computer Science Dept., Pittsburgh PA (1976)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Asplund, L., Bergkvist, H., Nordh, T. (2006). ChipVision2 – A Stereo Vision System for Robots Based on Reconfigurable Hardware. In: Bredenfeld, A., Jacoff, A., Noda, I., Takahashi, Y. (eds) RoboCup 2005: Robot Soccer World Cup IX. RoboCup 2005. Lecture Notes in Computer Science(), vol 4020. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11780519_32
Download citation
DOI: https://doi.org/10.1007/11780519_32
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-35437-6
Online ISBN: 978-3-540-35438-3
eBook Packages: Computer ScienceComputer Science (R0)