Application of LFSRs for Parallel Sequence Generation in Cryptologic Algorithms
We consider the problem of efficiently generating sequences in hardware for use in certain cryptographic algorithms. The conventional method of doing this is to use a counter. We show that sequences generated by linear feedback shift registers (LFSRs) can be tailored to suit the appropriate algorithms. For hardware implementation, this reduces both time and chip area. As a result, we are able to suggest improvements to the design of DES Cracker built by the Electronic Frontier Foundation in 1998; provide an efficient strategy for generating start points in time-memory trade/off attacks; and present an improved parallel hardware implementation of a variant of the counter mode of operation of a block cipher.
KeywordsDES Cracker TMTO Counter Mode of Operation LFSR
Unable to display preview. Download preview PDF.
- 1.Electronics Frontier Foundation, Cracking DES, O’Reilly and Associates (1998)Google Scholar
- 2.Bernstein, D.J.: Salsa20 specification, ecrypt submission (2005), http://www.ecrypt.eu.org/
- 7.Menezes, A.J., van Oorschot, P.C., Vanstone, S.A.: Handbook of Applied Cryptography, pp. 195–201. CRC, Boca Raton (2001)Google Scholar
- 8.Mentens, N., Batina, L., Preneel, B., Verbauwhede, I.: Cracking Unix passwords using FPGA platforms. Presented at SHARCS 2005 (2005)Google Scholar
- 10.Mukhopadhyay, S., Sarkar, P.: Application of LFSRs for Parallel Sequence Generation in Cryptologic Algorithms, Cryptology ePrint Technical report 2006/042 (February 6, 2006), http://eprint.iacr.org/2006/042
- 12.Quisquater, J.J., Standaert, F.X.: Exhaustive Key Search of the DES: Updates and Refinements. Presented at SHARCS 2005 (2005)Google Scholar
- 13.Wiener, M.J.: Efficient DES Key Search. In: Stallings, W. (ed.) presented at the rump session of CRYTO 1993, reprented in Practical Cryptography for Data Internetworks, pp. 31–79. IEEE Computer Society Press, Los Alamitos (1996)Google Scholar