Abstract
State-of-the-art technologies in very large scale integration (VLSI) allow for the realization of gates with varying energy consumptions and hence delays (i.e., processing speeds) in the very same circuit. By considering this technological advent as an option, the design process can pursue two different goals: (1) making the circuit as fast as possible and (2) making non-time-critical gates slower in order minimize the circuit’s overall energy consumption. This paper utilizes evolutionary algorithms, a population-based heuristic optimization technique, in order to find optimal solutions. From a technological point of view, this goal can be accomplished by varying the individual threshold voltages, which determine both the device’s processing speed and its leakage currents. The experimental results indicate that evolutionary algorithms yield significantly better solutions than rather traditional optimization algorithms. By maintaining populations of candidate solutions, evolutionary algorithms are able to escape from sub-optimal designs, which contrasts traditional single-point optimization approaches.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Bäck, T., Hammel, U., Schwefel, H.-P.: Evolutionary Computation: Comments on the History and Current State. IEEE Transactions on Evolutionary Computation 1(1), 3–17 (1997)
Borkar, Y.S.: VLSI Design Challenges for Gigascale Integration. In: Keynote address at the 18th Conference on VLSI Design, Kolkata, India (2005)
Chen, W., Hang, W., Kudva, P., Gristede, G.D., Kosonocky, S., Joshi, R.V.: Mixed Multi-Threshold Differential Cascode Voltage Switch (MT-DCVS) Circuit Styles and Strategies for Low Power VLSI Design. In: Macii, E., De, V., Irwin, M.J. (eds.) Proceedings of the 2001 International Symposium on Low Power Electronics and Design (ISLPED 2001), pp. 263–266 (2001)
Fogel, L.J.: Autonomous Automata. Industrial Research 4, 14–19 (1962)
Fogel, D.B.: Evolutionary Computation: Toward a New Philosophy of Machine Learning Intelligence. IEEE Press, NJ (1995)
Goldberg, D.E.: Genetic Algorithms in Search, Optimization and Machine Learning. Addison-Wesley, Reading (1989)
Hansen, M., Yalcin, H., Hayes, J.P.: Unveiling the ISCAS-85 Benchmarks: A Case Study in Reverse Engineering. IEEE Design and Test 16(16), 72–80 (1999)
Kao, J.K., Chandrakasan, A., Antoniadis, D.: Transistor sizing issues and tool for multi-threshold CMOS technology. In: Proceedings of the 34th Conference on Design Automation (DAC), pp. 409–414 (1997)
Kao, J.K., Chandrakasan, A.: Dual-Threshold Voltage Techniques for Low-Power Digital Circuits. IEEE Journal of Solid State Circuits 35(7), 1009–1018 (2000)
Karnik, T., Ye, Y., Tschanz, J., Wei, L., Burns, S., Govindarajulu, V., De, V., Borkar, S.: Total Power Optimization by Simultaneous Dual-Vt Allocation and Device Sizing in High Performance Microprocessors. In: Proceedings of the 39th Conference on Design Automation, pp. 486–491 (2002)
Kuroda, T.: Low-Power, High-Speed CMOS VLSI Design. In: Proceedings of the IEEE International Conference on Computer Design: VLSI in Computer and Processors (ICCD 2002), pp. 310–315 (2002)
Liu, M., Wang, W.S., Orshansky, M.: Leakage Power Reduction by Dual-Vth Designs under Probabilistic Analysis of V th Variation. In: Joshi, R.V., Choi, K., Tiwari, V., Roy, K. (eds.) Proceedings of the 2004 International Symposium on Low Power Electronics and Design (ISLPED 2004), pp. 2–7 (2004)
Luenberger, D.G.: Linear and Nonlinear Programming. Addison-Wesley, Menlo Park (1984)
Press, W.H., Flannery, B.P., Teukolsky, S.A., Vetterling, W.T.: Numerical Recipes. Cambridge University Press, Cambridge (1987)
Rechenberg, I.: Evolutionsstrategie (Frommann-Holzboog, Stuttgart) (1994)
Salomon, R.: Reevaluating Genetic Algorithm Performance under Coordinate Rotation of Benchmark Functions; A survey of some theoretical and practical aspects of genetic algorithms. BioSystems 39(3), 263–278 (1996)
Schwefel, H.-P.: Evolution and Optimum Seeking. John Wiley and Sons, NY (1995)
Sill, F., Grassert, F., Timmermann, D.: Low Power Gate-level Design with Mixed-Vth (MVT) Techniques. In: Proceedings of the 17th Symposium on Integrated Circuits and Systems (SBCCI) (2004)
Sill, F., Grassert, F., Timmermann, D.: Reducing Leakage with Mixed-Vth (MVT). In: Proceedings of 18th Conference on VLSI Design, pp. 874–877 (2005)
Sill, F., Grassert, F., Timmermann, D.: Total Leakage Power Optimization with Improved Mixed Gates. In: Proceedings of the 18th Symposium on Integrated Circuits and Systems Design (SBCCI 2005) (2005)
Srivastava, A., Sylvester, D., Blaauw, D.: Statistical Optimization of Leakage Power Considering Process Variations using Dual-V th and Sizing. In: Malik, S., Fix, L., Kahng, A.B. (eds.) Proceedings of the 41st Design Automation Conference (DAC 2004), pp. 773–778 (2004)
Sundararajan, V., Parhi, K.: Low Power Synthesis of Dual Threshold Voltage CMOS VLSI Circuits. In: Proceedings of the IEEE International Symposium on Low Power Electronics and Design, pp. 139–144 (1999)
Wei, L., Chen, Z., Roy, K.: Mixed-vth (MVT)CMOS Circuit Design Methodology for Low Power Applications. In: Proceedings of the 36th Design Automation Conference, pp. 430–435 (1999)
Wei, L., Roy, K., Koh, C.: Power Minimization by Simultaneous Dual-Vth Assignment and Gate-sizing. In: Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 413–416 (2000)
Weste, N.H.E., Harris, D.: CMOS VLSI Design: A Circuits and Systems Perspective, 3rd edn. Addison-Wesley, Reading (2004)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Salomon, R., Sill, F. (2006). Biologically-Inspired Optimization of Circuit Performance and Leakage: A Comparative Study. In: Grass, W., Sick, B., Waldschmidt, K. (eds) Architecture of Computing Systems - ARCS 2006. ARCS 2006. Lecture Notes in Computer Science, vol 3894. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11682127_25
Download citation
DOI: https://doi.org/10.1007/11682127_25
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-32765-3
Online ISBN: 978-3-540-32766-0
eBook Packages: Computer ScienceComputer Science (R0)