Abstract
In the recent years, both power and performance have become important in the design of microprocessors. In this paper, we investigate exploiting the small-sized data values for energy-efficient high performance microprocessors. For this purpose, we bit-slice the execution core (which includes the functional units, register files, data caches, and forwarding logic), so that small portions of the data are operated upon in different bit-slices. The bit-slices operating upon the higher order bits are activated only if required, saving significant energy consumption. We also investigate further advantages facilitated by bit-slicing such as energy savings obtained by reducing the number of ports provided in the higher order bit-slices and by “shutting off” bit-slices to reduce leakage energy consumption. We found that a significant energy saving can be obtained in the register file (about 20%) and the Level-1 Data Cache (about 30%) with a negligible loss of only about 2% in the instruction throughput. Our studies also showed almost 20% savings in the register file leakage energy consumption, when the unwanted higher order bit-slices are “turned off”. Bit-slicing also helps in reducing the latency of the different hardware structures, which can facilitate clock speed improvements.
An erratum to this chapter can be found at http://dx.doi.org/10.1007/11574859_13 .
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Aggarwal, A., Franklin, M.: Energy Efficient Asymmetrically Ported Register File. In: Proc. ICCD (2003)
Brooks, D., Martonosi, M.: Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance. In: Proc. HPCA (1999)
Burger, D., Austin, T.M.: The SimpleScalar Tool Set, Version 2.0. Computer Arch. News (June 1997)
Canal, R., Gonzalez, A., Smith, J.E.: Very Low Power Pipelines using Significance Compression. In: Proc. Micro (2000)
Canal, R., Gonzalez, A., Smith, J.E.: Software-Controlled Operand-Gating. In: Proc. International Symposium on Code Generation and Optimization (2004)
Powell, M., et al.: Gated-Vdd: A circuit technique to reduce leakage in deep-submicron cache memories. In: Proc. of ISLPED (2000)
Guthaus, M.R., et al.: MiBench: A Free Commercially Representative Embedded Benchmark Suite. In: Proc. IEEE International Workshop on Workload Characterization (2001)
Gowan, M.K., et al.: Power Considerations in the Design of the Alpha 21264 Microprocessor. In: Proc. DAC (1998)
Hinton, G., et al.: A 0.18-um CMOS IA-32 Processor With a 4-GHz Integer Execution Unit. IEEE Journal of Solid-State Circuits 36(11) (November 2001)
Larsen, S., Amarasinghe, S.: Exploiting Superword Level Parallelism with Multimedia Instruction Sets. In: Proc. PLDI (2000)
Loh, G.: Exploiting data-width locality to increase superscalar execution bandwidth. In: Proc. Micro-35 (2002)
Mahlke, S., et al.: Bitwidth Cognizant Architecture Synthesis of Custom Hardware Accelerators. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 20(11) (November 2001)
Pokam, G., Bihan, S., Simonnet, J., Bodin, F.: SWARP: A Retargetable Preprocessor for Multimedia Instructions. Concurrency and Computation: Practice and Experience 16(2-3), 303–318 (2004)
Pokam, G., et al.: Speculative Software Management of Datapath-width for Energy Optimization. In: Proc. LCTES (2004)
Shivakumar, P., Jouppi, N.: CACTI 3.0: An Integrated Cache Timing Power, and Area Model. Technical Report, DEC Western Research Lab (2002)
Stepehenson, M., et al.: Bitwidth Analysis with Application to Silicon Compilation. In: Proc. PLDI (2000)
Tseng, J., Asanovic, K.: Banked Multiported Register Files for High-Frequency Superscalar Microprocessors. In: Proc. ISCA-30 (2003)
Villa, L., Zhang, M., Asanovic, K.: Dynamic zero compression for cache energy reduction. In: Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, pp. 214–220 (December 2000)
Zhang, Y., et al.: Hotleakage: A Temperature-aware Model of Subthreshold and Gate Leakage for Architects. Technical Report CS-2003-05, University of Virginia, Department of CS (2003)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Kumar, S., Pujara, P., Aggarwal, A. (2005). Bit-Sliced Datapath for Energy-Efficient High Performance Microprocessors. In: Falsafi, B., VijayKumar, T.N. (eds) Power-Aware Computer Systems. PACS 2004. Lecture Notes in Computer Science, vol 3471. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11574859_3
Download citation
DOI: https://doi.org/10.1007/11574859_3
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-29790-1
Online ISBN: 978-3-540-31485-1
eBook Packages: Computer ScienceComputer Science (R0)