Criticality Based Speculation Control for Speculative Multithreaded Architectures

  • Rahul Nagpal
  • Anasua Bhowmik
Part of the Lecture Notes in Computer Science book series (LNCS, volume 3756)


Unending quest for performance improvement coupled with the advancements in integrated circuit technology have led to the development of new architectural paradigm. Speculative multithreaded architecture (SpMT) philosophy relies on aggressive speculative execution for improved performance. However, aggressive speculative execution comes with a mixed flavor of improving performance, when successful, and adversely affecting the performance (and energy consumption) because of useless computation in the event of mis-speculation. Dynamic instruction criticality information can be applied to control and guide such an aggressive speculative execution.

In this paper, we propose a model to determine the dynamic instruction criticality of SpMT execution. We have also developed two novel techniques, utilizing the criticality information, namely delaying the non-critical loads and the criticality based thread-prediction for reducing useless computations. Our experiments with criticality based speculation control show a significant reduction in useless computation with little reduction in speedup.


Critical Path Critical Instruction Superscalar Processor Base Predictor Critical Path Analysis 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Fields, B., Rubin, S., Bodik, R.: Focusing Processor Policies via Critical-path Prediction. In: Proc. of Intl. Symp. on Computer Architecture (2001)Google Scholar
  2. 2.
    Franklin, M.: Multiscalar Processors. Kluwer Academic Publishers, Dordrecht (2002)Google Scholar
  3. 3.
    Tune, E., Tullsen, D.M., Calder, B.: Quantifying Instruction Criticality. In: Proc. of Intl. Conf. on Parallel Architectures and Compilation Techniques (2002)Google Scholar
  4. 4.
    Manne, S., Klauser, A., Grunwald, D.: Pipeline Gating: Speculation Control For Energy Reduction. In: Proc. of Intl. Symp. on Computer Architecture (1998)Google Scholar
  5. 5.
    Grunwald, D., Klauser, A., Manne, S., Pleszkun, A.: Confidence Estimation for Speculation Control. In: Proc. of Intl. Symp. on Computer Architecture (1998)Google Scholar
  6. 6.
    Jacobsen, E., Rotenberg, E., Smith, J.E.: Assigning Confidence to Conditional Branch Predictions. In: Proceedings of Intl. Symp. on Microarchitecture (1996)Google Scholar
  7. 7.
    Aragon, J.L., Gonzalez, J., Gonzalez, A.: Power-Aware Control Speculation Through Selective Throttling. In: Proc. of Intl. Symp. on High Performance Computer Architecture (2003)Google Scholar
  8. 8.
    Ascia, G., Catania, V., Palesi, M., Patti, D.: A System-level Framework for Evaluating Area/Performance/Power Trade-offs of VLIW-based Embedded Systems. In: Asia and South Pacific Design Automation Conference (2005)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2005

Authors and Affiliations

  • Rahul Nagpal
    • 1
  • Anasua Bhowmik
    • 1
  1. 1.Department of Computer Science and AutomationIndian Institute of ScienceBangaloreIndia

Personalised recommendations