Abstract
Aggressive transistor scaling, decreased voltage margins and increased processor power and temperature, have made reliability assessment a much more significant issue in design. Although reliability of devices and interconnect has been broadly studied, here we characterize reliability at the system level. Thus we consider component-based System on Chip designs. Reliability is strongly affected by system temperature, which is in turn driven by power consumption. Thus, component reliability and their power management should be addressed jointly. We present here a joint reliability and power management optimization problem whose solution is an optimal management policy. When careful joint policy optimization is performed, we obtain a significant improvement in energy consumption (40%) in tandem with meeting reliability constraint for all operating temperatures.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Beaudry, M.D.: Performance-related reliability measures for computing systems. IEEE Trans. on Comp. c-27 540(6) (June 1978)
Shivakumar, P., et al.: Exploiting microarchitectural redundancy for defect tolerance. In: 21st Intl. Conference on Computer Design (2003)
Simunic, T., Boyd, S.: Managing Power Consumption in Networks on Chips. In: Design, Automation and Test in Europe, pp. 110–116 (2002)
Qiu, Q., Wu, Q., Pedram, M.: Dynamic Power Management in a Mobile Multimedia System with Guaranteed Quality-of-Service. In: Design Automation Conference, pp. 701–707 (2001)
Simunic, T., Benini, L., Glynn, P., De Micheli, G.: Event-driven Power Management. IEEE Transactions on CAD, 840–857 (July 2001)
Rotenberg, E.: Ar/smt: A microarchitectural approach to fault tolerance in microprocessors. In: Intl. Symp. on Fault Tolerant Comp. (1998)
Srinivasan, J., Adve, S.V., Bose, P., Rivers, J., Hu, C.K.: RAMP: A Model for Reliability Aware MicroProcessor Design, IBM Research Report, December 29 (2003)
Srinivasan, J., Adve, S.V.: Predictive dynamic thermal management for multimedia applications. In: Proc. of the 2003 Intl Conf. on Supercomputing (2003)
Srinivasan, J., Bose, P., Rivers, J.: The impact of Technology Scaling on Processor Lifetime Reliability, UIUC CS Technical Report (December 2003)
Skadron, K., Abdelzaher, T., Stan, M.R.: Control-Theoretic Techniques and Thermal-RC Modeling for Accurate Localized Dynamic Thermal ManagementProceedings. In: Proc. of the 8th Intl. Symp. on High-Performance Computer Architecture, HPCA 2002 (2002)
Semiconductor Device Reliability Failure Models, International Sematech Technology Transfer document 00053955A-XFR (2000)
Nguyen, H.V.: Multilevel Interconnect Reliability on the effects of electrothremomechanical stresses. Ph.D. dissertation, Univ. of Twente, Netherland (March 2004)
Huang, M., Suo, Z.: Thin film cracking and rathcheting caused by temperature cycling. J. Mater. Res. 15(6), 1239(4) (2000)
Degraeve, R., Ogier, J.L., et al.: A New Model for the Field Dependence of Intristic and Extrinsic Time-Dependent Dielectric Breakdown. IEEE Trans. on Elect. Devices 472(10), 45(2) (1998)
Lewis, E.E.: Introduction to Reliability Engineering. Wiley, Chichester (1996)
Simunic, T., Mihic, K., De Micheli, G.: Reliability and Power Management of Integrated Systems. In: DSD 2004 (2004)
TMS320C6211, TMS320C6211B, Fixed-Point Digital Signal Processors, Texas Instruments (2002)
SAF7113H datasheet, Philips Semiconductors (March 2004)
SST-Melody-DAP Audio Processor, Analog Devices (2002)
MSP430x11x2, MSP430x12x2 Mixed Signal Microcontroller, Texas Instruments (August 2004)
RDRAM 512Mb, Rambus (July 2003)
Maheshwari, W., Burleson, R.: Tessier,Trading off Reliability and Power-Consumption in Ultra-Low Power Systems. In: ISQED 2002 (2002)
Stanley-Marbell, P., Marculescu, D.: Dynamic Fault-Tolerance and Metrics for Battery Powered, Failure-Prone Systems. In: ICCAD 2003 (2003)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Simunic, T., Mihic, K., De Micheli, G. (2005). Optimization of Reliability and Power Consumption in Systems on a Chip. In: Paliouras, V., Vounckx, J., Verkest, D. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2005. Lecture Notes in Computer Science, vol 3728. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11556930_25
Download citation
DOI: https://doi.org/10.1007/11556930_25
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-29013-1
Online ISBN: 978-3-540-32080-7
eBook Packages: Computer ScienceComputer Science (R0)