High Speed Computation of the Optical Flow
In this paper, we describe a compact system for high speed computation of the optical flow. This system consists of one off-the-shelf PCI board with one Field Programmable Gate Array (FPGA) chip, and its host computer. With this system, we can generate dense vector maps at (1) 840 frames per second (fps) in small size (320 × 240) images, and (2) 30 fps in standard size (640 × 480) images by configuring different circuits on the FPGA chip. In the two circuits, vectors for all pixels in the images are obtained by the area-based matching (windows of 7 × 7 pixels are compared with 121 and 441 windows in the target image respectively). The circuits implemented on the FPGA do not require any special hardware resources, and can be implemented on many off-the-shelf FPGA boards shipped from many vendors. This system can also be used for the stereo vision by slightly modifying the circuits, and achieve the same performance.
- 1.Kanade, T.: Development of a video-rate stereo machine. IUW, 549–557 (1994)Google Scholar
- 2.Camus, T.A.: Real-Time Quantized Optical Flow. In: Workshop on Computer Architectures for Machine Perception (1995)Google Scholar
- 3.Zelek, J.S.: Bayesian Real-Time Optical Flow. In: Vision Interface 2002 (2002)Google Scholar
- 5.Arribas, P.C., Macia, F.M.H.: FPGA Implementation of Camus Correlation Optical Flow Algorithm. In: Vision Interface 2001 (2001)Google Scholar
- 7.Correia, M.V., Campilho, A.C.: Real-time implementation of an optical flow algorithm. In: International Conference on Pattern Recognition 2002, pp. 247–250 (2002)Google Scholar
- 8.Niitsuma, H., Maruyama, T.: Real-time Detection of Moving Objects. In: 14th International Conference on Field-Programmable Logic and Applications (2004)Google Scholar