Abstract
An energy-efficient power-aware design is highly desirable for digital signal processing functions that encounter a wide diversity of operating scenarios in battery-powered intelligent wireless sensor network systems. To address this issue, we present a reconfigurable power-aware scalable Booth multiplier designed to provide low power consumption for DSP applications in highly changing environments. The proposed Booth multiplier makes use of a dynamic-range detection unit, a shared radix-4 Booth encoder, a shared configurable partial product generation unit, 8-bit/16-bit optimized Wallace-trees, a 4-bit array-based adder-tree and a shared final carry-lookahead adder.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Wang, A., Chandrakasan, A.P.: Energy-Efficient DSPs for Wireless Sensor Networks. IEEE Signal Processing Magazine, 68–78 (2002)
Bhardwaj, M., Min, R., Chandrakasan, A.P.: Quantifying and Enhancing Power-Awareness of VLSI Systems. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 9(6), 757–772 (2001)
Min, R., Bhardwaj, M., Cho, S.-H., Ickes, N., Shih, E., Sinha, A., Wang, A., Chandrakasan, A.: Energy-Centric Enabling Technologies for Wireless Sensor Networks. IEEE Wireless Communications 9(4), 28–39 (2002)
Liao, Y., Roberts, D.B.: A High-Performance and Low-Power 32-bit Multiply- Accumulate Unit With Single-Instruction-Multiple-Data (SIMD) Feature. IEEE Journal of Solid-State Circuits 37(7), 926–931 (2002)
Elguibaly, F.: A Fast Parallel Multiplier-Accumulator using the Modified Booth Algorithm. IEEE Transactions on Circuits and Systems 47(9), 902–908 (2000)
Chen, O., Wang, S., Wu, Y.-W.: Minimization of Switching Activities of Partial Products for Designing Low-Power Multipliers. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 11(3), 418–433 (2003)
Jou, S.-J., Tsai, M.-H., Tsao, Y.-L.: Low-Error Reduced-Width Multipliers for DSP Applications. IEEE Transactions on Circuits and Systems-I 50(11), 1470–1474 (2003)
Wang, A., Chandrakasan, A.P.: Energy-Aware Architectures for a Real-Valued FFT Implemenattion. In: Proceedings of ISLPED (2003), pp. 360–365 (2003)
Emnett, F., Biegel, M.: Power Reduction Through RTL Clock Gating, SNUG, San Jose (2000)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Lee, H. (2005). Reconfigurable Power-Aware Scalable Booth Multiplier. In: Khosla, R., Howlett, R.J., Jain, L.C. (eds) Knowledge-Based Intelligent Information and Engineering Systems. KES 2005. Lecture Notes in Computer Science(), vol 3681. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11552413_26
Download citation
DOI: https://doi.org/10.1007/11552413_26
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-28894-7
Online ISBN: 978-3-540-31983-2
eBook Packages: Computer ScienceComputer Science (R0)