Abstract
A specialized architecture was developed and evaluated to evolve relatively large sorting networks in an ordinary FPGA. Genetic unit and fitness function are also implemented on the same FPGA. We evolved sorting networks up to N = 28. The evolution of the largest sorting networks requires 10 hours in FPGA running at 100 MHz. The experiments were performed using COMBO6 card.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Devillard, N.: Fast Median Search: An ANSI C Implementation (1998), http://ndevilla.free.fr/median/median/index.html
Hillis, W.D.: Co-evolving parasites improve simulated evolution as an optimization procedure. Physica D 42, 228–234 (1990)
Imamura, K., Foster, J.A., Krings, A.W.: The Test Vector Problem and Limitations to Evolving Digital Circuits. In: Proc. of the 2nd NASA/DoD Workshop on Evolvable Hardware, pp. 75–79. IEEE CS Press, Los Alamitos (2000)
Juillé, H.: Evolution of Non-Deterministic Incremental Algorithms as a New Approach for Search in State Spaces. In: Proc. of 6th Int. Conf. on Genetic Algorithms, pp. 351–358. Morgan Kaufmann, San Francisco (1995)
Knuth, D.E.: The Art of Computer Programming: Sorting and Searching, 2nd edn. Addison-Wesley, Reading (1998)
Koza, J.R., Bennett III., F.H., Andre, D., Keane, M.A.: Genetic Programming III: Darwinian Invention and Problem Solving. Morgan Kaufmann, San Francisco (1999)
Liberouter project, http://www.liberouter.org
Porter, R.: Evolution on FPGAs for Feature Extraction. PhD thesis, Queensland University of Technology, Brisbane, Australia, p. 229 (2001)
Sekanina, L.: Evolvable components: From Theory to Hardware Implementations. Natural Computing Series. Springer, Heidelberg (2003)
Sekanina, L.: Evolutionary Design Space Exploration for Median Circuits. In: Raidl, G.R., Cagnoni, S., Branke, J., Corne, D.W., Drechsler, R., Jin, Y., Johnson, C.G., Machado, P., Marchiori, E., Rothlauf, F., Smith, G.D., Squillero, G. (eds.) EvoWorkshops 2004. LNCS, vol. 3005, pp. 240–249. Springer, Heidelberg (2004)
Sekanina, L., Friedl, S.: On Routine Implementation of Virtual Evolvable Devices Using COMBO6. In: Proc. of the 2004 NASA/DoD Conference on Evolvable Hardware, Seattle, USA, pp. 63–70. IEEE Computer Society Press, Los Alamitos (2004)
Shepherd, R., Foster, J.: Inherent Fault Tolerance in Evolved Sorting Networks. In: Cantú-Paz, E., Foster, J.A., Deb, K., Davis, L., Roy, R., O’Reilly, U.-M., Beyer, H.-G., Kendall, G., Wilson, S.W., Harman, M., Wegener, J., Dasgupta, D., Potter, M.A., Schultz, A., Dowsland, K.A., Jonoska, N., Miller, J., Standish, R.K. (eds.) GECCO 2003. LNCS, vol. 2723, pp. 456–457. Springer, Heidelberg (2003)
Sloarch, C., Sharman, K.: The Design and Implementation of Custom Architectures for Evolvable Hardware Using Off-the-Shelf Progarmmable Devices. In: Miller, J.F., Thompson, A., Thompson, P., Fogarty, T.C. (eds.) ICES 2000. LNCS, vol. 1801, pp. 197–207. Springer, Heidelberg (2000)
Smith, J.I.: Implementing Median Filters in XC4000E FPGAs. Xcell 23, Xilinx (1996), http://www.xilinx.com/xcell/xl23/xl23_16.pdf
Tufte, G., Haddow, P.: Evolving an Adaptive Digital Filter. In: Proc. of the 2nd NASA/DoD Workshop on Evolvable Hardware, pp. 143–150. IEEE Computer Society, Los Alamitos (2000)
Zhang, Y., Smith, S., Tyrrell, A.: Intrinsic Evolvable Hardware in Digital Filter Design. In: Raidl, G.R., Cagnoni, S., Branke, J., Corne, D.W., Drechsler, R., Jin, Y., Johnson, C.G., Machado, P., Marchiori, E., Rothlauf, F., Smith, G.D., Squillero, G. (eds.) EvoWorkshops 2004. LNCS, vol. 3005, pp. 389–398. Springer, Heidelberg (2004)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Kořenek, J., Sekanina, L. (2005). Intrinsic Evolution of Sorting Networks: A Novel Complete Hardware Implementation for FPGAs. In: Moreno, J.M., Madrenas, J., Cosp, J. (eds) Evolvable Systems: From Biology to Hardware. ICES 2005. Lecture Notes in Computer Science, vol 3637. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11549703_5
Download citation
DOI: https://doi.org/10.1007/11549703_5
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-28736-0
Online ISBN: 978-3-540-28737-7
eBook Packages: Computer ScienceComputer Science (R0)