Skip to main content

Design of System Area Network Interface Card Based on Intel IOP310

  • Conference paper

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 3605))

Abstract

A design of system area network interface card (NIC) based on the Intel IOP310 I/O processor chipset is proposed in this paper. The chipset makes it powerful for the NIC to offload the processing of communication protocol from the host CPU. A network interface unit (NIU) based on memory bus is embedded in the NIC. The NIU not only thoroughly compensates for the lack of high performance data transfer channel in the embedded system, but also efficiently utilizes the memory bus bandwidth and direct memory access (DMA) engine to reduce the latency for data transfer between the host and network. The NIC is a part of DCNet, which is the system area network (SAN) of Dawning 4000A Cluster. The testing results of DCNet show that the NIC obtains competitive communication performance compared with Myrinet, SCI, and QsNet, and prove that the way to design high performance NIC is feasible.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. High Speed Network and Interconnect Products (August), http://www.dolphinics.com/

  2. Myrinet Products (August. 2003), http://www.myri.com/

  3. QsNet High Performance Interconnect (August. 2003), http://www.quadrics.com/

  4. Cluster Design (August. 2003), http://www.clustervision.com/cluster_design.html

  5. PCI Local Bus Specification, Revision 2.2. December 18 (1998)

    Google Scholar 

  6. Intel Corporation: Intel80200 Processor (November 2000)

    Google Scholar 

  7. Intel Corporation: Intel80312 I/O Companion Chip (December 2000)

    Google Scholar 

  8. Intel Corporation, P.C.: SDRAM Specification, Revision 1.7 (November 2000)

    Google Scholar 

  9. Intel I/O Processors (October 2004), http://www.intel.com/design/iio/

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2005 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Yang, X., Guo, L., Zhang, P., Sun, N. (2005). Design of System Area Network Interface Card Based on Intel IOP310. In: Wu, Z., Chen, C., Guo, M., Bu, J. (eds) Embedded Software and Systems. ICESS 2004. Lecture Notes in Computer Science, vol 3605. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11535409_23

Download citation

  • DOI: https://doi.org/10.1007/11535409_23

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-28128-3

  • Online ISBN: 978-3-540-31823-1

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics