This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
I. Hwang, et. al., “A Digitally Controlled Phase-Locked Loop with a Digital Phase-Frequency Detector,” IEEE J. of Solid-State Circuits, vol. 36, no. 10, pp. 1574–1581, October 2001.
C. Chung and C. Lee, “An All-Digital Phase-Locked Loop for High-Speed Clock Generation,” IEEE J. of Solid-State Circuits, vol. 38, no. 2, pp. 347–351, February 2003.
A. Bellaouar and M. Elmasry, Low-Power Digital VLSI Design, Boston: Kluwer Academic Publishers, 1995.
Tien-Yu, W. et. al., “A Low Glitch 10-bit 75MHz CMOS Video D/A Converter,” IEEE JSSC, vol. Jan. 1995, pp. 68–72.
Maneatis, J., “Low-jitter and process independent DLL and PLL based on self biased techniques,” ISSCC, 1996, pp. 130–131.
A. M. Fahim, “A Low-Area, Low-Power Digital PLL Clock Generator,” European Solid-State Circuits Conference, pp. 101–104, September 16–18, 2003.
H. Ahn and D. Allstot, “A Low-Jitter 1.9-V CMOS PLL for UltraSPARC Microprocessor Applications,” IEEE J. of Solid-State Circuits, vol. 35, no. 3, pp. 450–454, March 2000.
Y. Taur and T. Ning, Fundamentals of Modern VLSI Devices, Cambridge: Cambridge Press University, 1998.
G. Rincon-Mora, Voltage References, New Jersey: IEEE Press, 2002.
B. Razavi, Design of Analog CMOS Integrated Circuits, Boston: McGraw Hill, 2001.
A. Hastings, Art of Analog Layout, New Jersey: Prentice-Hall 2000.
R. Holzer, “A 1V CMOS PLL Designed in High-Leakage CMOS Process Operating at 10-700MHz,” Int’l Solid-State Circuits Conference, pp. 16.5, 2002.
F. Kobayashi and M. Haratsu, “A Digital PLL with Finite Impulse Responses,” Int’l Symposium on Circuits and System, vol. 1, pp. 191–194, 1995.
Z. Lin, J. Wu, X. He, “Digital PLL with Controllable Frequency Response Time and Overshoot,” INTELEC, pp. 321–325, 2001.
T. Inoue, et. al., “Interference Suppression Using DPLL with Notch Frequency Characteristic,” Int’l Symposium on Circuits and Systems, pp. 2084–2087, 1989.
J. Chiang and K. Chen, “A 3.3V All Digital Phase-Locked Loopo with Small DCO Hardware and Fast Phase Lock,” Int’l Symposium on Circuits and Systems, vol. 4, pp.554–557, 1998.
N. Kim, “Design of ADPLL for Both Large Lock-IN Range and Good Tracking Performance,” IEEE Trans. On Circuits and Systems II, vol. 46, no. 9, pp. 1192–1204, September 1999.
T. Olsoon, “An all-Digital PLL Clock Multiplier,” IEEE Custom Integrated Circuits Conference, pp. 275–278, 2002.
R. Fried, “Low-Power Digital PLL with One Cycle Frequency Lock-In Time for Clock Syntheses up to 100MHz Using 32,768 Hz Reference Clock,” Ninth Annual IEEE ASIC Conference and Exhibit, pp.291–294, 1996.
R. Fried, “High-efficiency low-power on-clock solutions for multi-clock chips and systems,” IEEE-CAS Workshop on Analog and Mixed IC Design, pp. 60–65, 1996.
J. Lorenzo-Ginori and J. Naranjo-Bouzas, “All-Digital PLL with extended tracking capabilities,” Electronics Letters, vol. 33, no. 18, 28 August 1997, pp. 1519–1521.
T. Watanabe and S. Yamauchi, “An All-Digital PLL for Frequency Multiplications by 4 to 1022 with Seven-Cycle Lock Time,” IEEE J. of Solid-State Circuits, vol. 38, no. 2, pp. 198–204, February 2003.
J. Savoj and B. Razavi, “Design of Half-Rate Clock and Data Recovery Circuits for Optical Communication Systems,” Design Automation Conference. pp. 121–124, 2001.
M. Ramezani and C. Salama, “An Improved Bang-bang Phase Detector for Clock and Data Recovery Applications,” Int’l Symposium on Circuits and Systems, vol. 1, pp. 715–718, 2001.
R. Bogdan, et. al., “All-Digital Phase-Domain TX Frequency Synthesizer for Bluetooth Radios in 0.13um CMOS,” Int’l Solid-State Circuits Conference, pp. 272–273, 2004.
J. Dunning, et. al., “An All-Digital Phase-Locked Loop with 50-Cycle Lock Time Suitable for High-Performance Microprocessors,” IEEE J. of Solid-State Circuits, vol. 30, no. 4, pp. 412–422, 1995.
J. Hein and J. Scott, “z-Domain Model for Discrete-Time PLL’s,” IEEE Trans. On Circuits and Systems, vol. 35, no. 11, pp. 1393–1399, November 1988.
F. Gardner, “Charge-Pump Phase-Lock Loops,” IEEE Trans. On Communications, vol. COM-28, no. 11, pp. 1849–1856, November 1980.
T. Olsson and P. Nilsson, “Fully Integrated standard cell digital PLL,” Electronics Letters, vol. 37, no. 4, pp.211–212, 15th February 2001.
Rights and permissions
Copyright information
© 2005 Kluwer Academic Publishers
About this chapter
Cite this chapter
(2005). Digital PLL Design. In: Clock Generators for SOC Processors. Springer, Boston, MA. https://doi.org/10.1007/1-4020-8080-8_6
Download citation
DOI: https://doi.org/10.1007/1-4020-8080-8_6
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4020-8079-1
Online ISBN: 978-1-4020-8080-7
eBook Packages: EngineeringEngineering (R0)