This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
T. Margeson, “Technology Symposiums,” http://www.tektromx.com, 2003.
M. Spiegel, Mathematical Handbook of Formulas and Tables, McGraw-Hill: New York, 1994.
K. Wark and D. Richards, Thermodynamics, 6th Ed., McGraw-Hill: New York, 1999.
D. B. Leeson, “A Simple Model of Feedback Oscillator Noises Spectrum,” Proceedings of the IEEE, vol. 54, pp. 329–154, Feb. 1966.
L. S. Cutler and C. L. Searle, “Some aspects of the theory and measurement of frequency fluctuations in frequency standards,” Proceedings of the IEEE, vol. 54, pp. 136–154, Feb. 1966.
S. Haykin, Digital Communications, Wiley: New York, 1988.
A. Hajimiri and T. Lee, The Design of Low Noise Oscillators, Boston: Kluwer Academic Publishers, 1999.
J. Maneatis and M. Horowitz, “Precise delay generation using coupled oscillators,” IEEE J. of Solid-State Circuits, vol. 28, no. 12, pp. 1273–1283, Dec. 1993.
A. Hajimiri and T. Lee, “Design Issues in CMOS Differential LC Oscillators,” IEEE J. of Solid-State Circuits, vol. 34, pp. 717–724, May 1999.
D. Wolaver, Phase-Locked Loop Circuit Design, Prentice-Hall Inc., Englewood Cliffs, New Jersey, 1991.
E. Friedman, “Clock Distribution Networks in Synchronous Digital Integrated Circuits,” Invited paper, Proceedings of the IEEE, no. 5, May 2001, pp. 3–14.
P. Larsson and C. Svensson, “Noise in Digital Dynamic CMOS Circuits,” IEEE J. of Solid-State Circuits, vol. 29, no. 6, pp. 655–662, June 1994.
B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill: Boston, 2001.
A. Bellaouar and M. Elmasry, Low-Power Digital VLSI Design: Circuits and Systems, Boston: Kluwer Academic Publishers, 1995.
P. Larsson, “Measurements and Analysis of PLL Jitter Caused by Digital Switching Noise,” IEEE J. of Solid-State Circuits, vol. 36, no. 7, pp. 1113–1119, July 2001.
J. McNeill, “Jitter in Ring Oscillators,” IEEE J. of Solid-State Circuits, vol. 32, no. 6, pp. 870–879, June 1997.
N. Barton, D. Ozis, T. Fiez, K. Marayam, “The Effect of Supply and Substrate Noise on Jitter in Ring Oscillators,” IEEE Custom Integrated Circuits Conference, pp. 505–508, 2002.
A. Hajimiri and T. Lee, “A General Theory of Phase Noise in Electrical Oscillators,” IEEE J. of Solid-State Circuits, vol. 3, no. 2, pp. 179–194, February 1998.
A. Hajimiri, “Noise in Phase-Locked Loops,” IEEE Custom Integrated Circuits Conference, pp. 1–6, 2001
P. Heydari and M. Pedram, “Jitter-Induced Power/Ground Noise in CMOS PLLs: A Design Perspective,” pp. 209–213, 2001.
F. Herzel and B. Razavi, “A Study of Oscillator Jitter Due to Supply and Substrate Noise,” IEEE Trans. On Circuits and Systems II, vol. 46, no. 1, pp. 56–62, January 1999.
R. Welch and A. Yang, “Substrate Coupling Analysis and Simulation for an Industrial Phase-Locked Loop,” IEEE Int’l Symposium on Circuits and Systems, vol. VI, pp. 94–97, 1998.
L. Dai and R. Harjani, “Design of Low-Phase-Noise CMOS Ring Oscillators,” IEEE Trans. On Circuits and Systems II, vol. 49, no. 5, pp. May 2002.
A. Hajimiri, S. Limotyrakis, T. Lee, “Jitter and Phase Noise in Ring Oscillators,” IEEE J. of Solid-State Circuits, vol. 34, no. 6, pp. 790–801, June 1999.
A. Hajimiri, S. Limotyrakis, T. Lee, “Phase Noise in Multi-Gigahertz CMOS Ring Oscillators,” IEEE Custom Integrated Circuits Conference, pp. 49–52, 1998.
B. Kim, T. Weigandt, P. Gray, “PLL/DLL System Noise Analysis for Low Jitter Clock Synthesizer Design,” IEEE Int’l Symposium on Circuits and Systems, pp. 31–34, 1994.
B. Razavi, “A Study of Phase Noise in CMOS Oscillators,” IEEE J. of Solid-State Circuits, vol. 31, no. 3, pp.331–343, March 1996.
C. W. Zhang and L. Forbes, “Timing Jitter in a 1.35-GHz Single-Ended Ring Oscillator,” IEEE Int’l Symposium on Circuits and Systems, vol. 3, pp. 308–311.
M. Mansuri and C. Yang, “Jitter Optimization Based on Phase-Locked Loop Design Parameters,” IEEE J. of Solid-State Circuits, vol. 37, no. 11, pp. 1375–1382, November 2002.
Y. Chen, S. Koneru, E. Lee, R. Geiger, “Effects of Random Jitter on High-Speed CMOS Oscillators,” IEEE Int’l Symposium on Circuits and Systems, vol. 3, pp. 176–179.
W. Liu, MOSFET Models for SPICE Simulation, New York: John Wiley & Sons, Inc. 2001.
J. Ingino, “A 4-GHz Clock System for a High-Performance System-on-a-Chip Design,” IEEE J. of Solid-State Circuits, vol. 36, no. 11, pp. 1693–1698, November 2001.
D. Ham and A. Hajimiri, “Concepts and Methods in Optimization of Integrated LC VCOs,” IEEE J. of Solid-State Circuits, vol. 36, no. 6, pp. 896–909, June 2001.
T. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, Cambridge: University Press, 1998.
D.W. Allan, “Time and Frequency (Time-Domain) Characterization, Estimation, and Prediction of Precision Clocks and Oscillators,” IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control, UFFC-34, pp. 647–654, 1987.
D. Sahu, “A Completely Integrated Low Jitter CMOS PLL for Analog Front Ends in System on Chip Environment,” VLSI Design Conference, 2002.
Rights and permissions
Copyright information
© 2005 Kluwer Academic Publishers
About this chapter
Cite this chapter
(2005). Jitter Analysis in Phase-Locked Loops. In: Clock Generators for SOC Processors. Springer, Boston, MA. https://doi.org/10.1007/1-4020-8080-8_4
Download citation
DOI: https://doi.org/10.1007/1-4020-8080-8_4
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4020-8079-1
Online ISBN: 978-1-4020-8080-7
eBook Packages: EngineeringEngineering (R0)