This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Y. Taur and T. Ning, Fundamentals of Modern VLSI Devices, Cambridge: Cambridge Press University, 1998.
W. Liu, MOSFET Models for SPICE Simulation, New York: John Wiley & Sons, Inc. 2001.
A. Bellaouar and M. Elmasry, Low-Power Digital VLSI Design: Circuits and Systems, Boston: Kluwer Academic Publishers, 1995.
D. Johns and K. Martin, Analog Integrated Circuit Design, New York: John Wiley & Sons, Inc. 1997.
B. Razavi, Design of Analog CMOS Integrated Circuits, Boston: McGraw Hill, 2001.
F. Schlogl, H. Dietrich, and H. Zimmermann, “120nm CMOS operational amplifier with high gain down to ±0.3V supply,” IEEE International Systems-on-a-Chip (SOC) Conference, pp. 121–124, Sept. 2003.
S. Rajput and S. Jamuar, “Low voltage analog circuit design techniques,” IEEE Circuits and Systems Magazine, vol. 2, issue 1, 2002.
P.K. Chatterjee, et al., “The Impact of Scaling Laws on the Choise of N-Channel or P-Channel for MOS VLSI,” IEEE Electron Device Letters, vol. EDL-1, pp. 220–223, October 1980.
L. Sun and D. Nelson, “A 1.0V GHz Range 0.13um CMOS Frequency Synthesizer,” IEEE Custom Integrated Circuits Conference, pp. 327–330, 2001.
F. You, S. Embabi, and E. Sanchez-Sinencio, “Low-Voltage Class AB Buffers with Quiescent Current Control,” IEEE Journal of Solid-State Circuits, vol. 33, no. 6, pp. 915–920, June 1998.
Y. Fouzar, Y. Savaria, and M. Sawan, “A CMOS Phase-Locked Loop with an Auto-calibrated VCO,” International Symposium on Circuits and Systems (ISCAS), vol. 3, pp. 177–180, 2002.
V. Peluso, et al., “A 900-mV low-power ΔΣ modulator with 12-b dynamic range using the switched-opamp technique,” IEEE J. of Solid-State Circuits, vol. 32, no. 7, pp. 943–952, July 1997.
W. Wilson, et al., “A CMOS Self-Calibrating Frequency Synthesizer,” IEEE J. of Solid-State Circuits, vol. 35, no. 10, pp. 1437–1444, Oct. 2000.
J. Maneatis and M. Horowitz, “Precise delay generation using coupled oscillators,” IEEE J. of Solid-State Circuits, vol. 28, no. 12, pp. 1273–1283, Dec. 1993.
I. Yong, J. Greason, K. Wong, “A PLL Clock Generator with 5 to 100 MHz of Lock Range of Microprocessors,” IEEE J. of Solid-State Circuits, vol. 27, no. 11, pp. 1599–1607, Nov. 1992.
P. Allen and D. Holdberg, CMOS Analog Circuit Design, Oxford Press: New York, 1987.
B. Razavi, RF Microelectronics, Prentice Hall: Upper Saddle River, NJ, 1998.
N. Leung and P. Mok, “A Sub-l-V 15-ppm/°C CMOS Bandgap Voltage Reference Without Requiring Low Threshold Voltage Device,” IEEE J. of Solid-State Circuits, vol. 3, no. 4, pp. 526–530, April 2002.
Rights and permissions
Copyright information
© 2005 Kluwer Academic Publishers
About this chapter
Cite this chapter
(2005). Low-Voltage Analog Cmos Design. In: Clock Generators for SOC Processors. Springer, Boston, MA. https://doi.org/10.1007/1-4020-8080-8_3
Download citation
DOI: https://doi.org/10.1007/1-4020-8080-8_3
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4020-8079-1
Online ISBN: 978-1-4020-8080-7
eBook Packages: EngineeringEngineering (R0)