Summary
In this chapter, we have seen how the delay of a single combinational stage, with many coupled interconnect elements, can be found. A stage may consist of linear interconnect elements and nonlinear elements related to MOS devices. Efficient techniques for taking advantage of the linearities while taking the nonlinearities into account have been presented, including the notion of an effective capacitance. This provides the basis for circuit-level analysis, where the delays of combinational stages are added up to systematically determine the worst-case delay of a combinational circuit.
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
Rights and permissions
Copyright information
© 2004 Kluwer Academic Publishers
About this chapter
Cite this chapter
(2004). Timing Analysis for a Combinational Stage. In: Timing. Springer, Boston, MA. https://doi.org/10.1007/1-4020-8022-0_4
Download citation
DOI: https://doi.org/10.1007/1-4020-8022-0_4
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4020-7671-8
Online ISBN: 978-1-4020-8022-7
eBook Packages: Springer Book Archive