Skip to main content

Abstract

Advances in deep sub-micron semiconductor process technologies offer the SoC designer the promise of more functionality than can be realized using existing tightly coupled architectures and EDA tools. As the ability to integrate IP cores increases linearly, the complexity of interconnecting these cores also increases, often geometrically. The overhead in design, integration, and verification of inter-core communications quickly becomes greater than the design savings in using pre-verified functional cores. The solution requires a matching of interconnect implementations to computational blocks. Socket-based design is a design methodology that can greatly reduce the time and effort expended on design and verification of complex SoCs. We will discuss the challenges of tightly coupled design, explain why decoupled interconnect design is essential, define socket-based design; explore the OCP socket specification and give examples of both processor-centric and I/O-centric SoC design using OCP-based sockets and decoupled interconnect cores.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. C. Mead and L. Conway. Introduction to VLSI Systems. Addison-Wesley Publishing Company, Inc., 1980.

    Google Scholar 

  2. A. Jantsch and H. Tenhunen, Networks on Chip. Kluwer Academic Publishers, 2003.

    Google Scholar 

  3. D. Wingard, Tiles — An Architectural Abstraction for Platform-Based Design, EDA Vision, June 2002, available from www.edavision.com.

    Google Scholar 

  4. Mentor Graphics, February 2002.

    Google Scholar 

  5. G. Smith, Gartner Dataquest, Design Automation Conference, June 2003 as published in Electronics Engineering Times, June 9, 2003.

    Google Scholar 

  6. Open Core Protocol International Partnership, information from www.ocpip.org.

    Google Scholar 

  7. S. Kumar, On Packet Switched Networks for On-chip Communication. In A. Jantsch and H. Tenhunen, editors, Networks on Chip, Kluwer Academic Publishers, 2003.

    Google Scholar 

  8. ARM, Limited, AMBA Specification, Revision 2.0, May 1999, available from www.arm.com.

    Google Scholar 

  9. IBM, CoreConnect Bus Architecture, 1999, available from www.chips.ibm.com.

    Google Scholar 

  10. A. Doganis and J. Chen, Mentor Graphics Deep Submicron Technical Paper, Interconnect Simple, Accurate and Statistical Models Using On-chip Measurements for Calibration. July 1999.

    Google Scholar 

  11. Virtual Socket Interface Alliance. Virtual Component Interface Standard, OCB Specification 2, Version 1.0, March 2000. available from www.vsia.org.

    Google Scholar 

  12. Open Core Protocol Specification, available from www.ocpip.org.

    Google Scholar 

  13. W. Dally. Route Packets, Not Wires: On-Chip Interconnection Networks. In Proc. of the 38th Design Automation Conference, June 2001.

    Google Scholar 

  14. M. Sgroi, M. Sheets, A. Mihal, K. Keutzer, S. Malik, J. Rabaey, and A. Sangiovanni-Vincentelli. Addressing the system-on-a-chip interconnect woes through communications-based design. In Proceedings of the 38th Design Automation Conference, pages 203–211, 1998.

    Google Scholar 

  15. D. Wingard, Micro Networks for Flexible SoC Platforms. In Proc. of the Sophia Antipolis Forum on Micro Electronics (SAME2000), October 2000.

    Google Scholar 

  16. D. Wingard and A. Kurosawa. Integration Architecture for System-on-a-Chip Design. In Proc. of the 1998 Custom Integrated Circuit Conference, pp. 85–88, May 1998.

    Google Scholar 

  17. D. Maliniak, “Interconnect IP Steers SoC Integration into the Fast Lane,” Electronic Design, November 25, 2002.

    Google Scholar 

  18. Silicon Backplane Micro Network Overview, available from www.sonicsinc.com.

    Google Scholar 

  19. M. Keating and P. Bricaud. Reuse Methodology Manual for System-on-Chip Designs. Kluwer Academic Publishers, 1998.

    Google Scholar 

  20. H. Chang, L. Cooke, M. Hunt, G. Martin, A. McNelly, and L. Todd. Surviving the SoC Revolution—A Guide to Platform-Based Design. Kluwer Academic Publishers, 1999.

    Google Scholar 

  21. D. Wingard. Smarter Interconnects for Smarter Chips. Paper presented at Hot Chips Symposium on High Performance Chips, August 2002.

    Google Scholar 

  22. W. D. Weber, “Efficient Shared DRAM Subsystems for SoCs” presented at Microprocessor Forum October 2003.

    Google Scholar 

  23. D. Wingard. MicroNetwork-based integration of SoCs. In Proc. of the 38th Design Automation Conference, June 2001.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2005 Springer Science + Business Media, Inc.

About this chapter

Cite this chapter

Wingard, D. (2005). Socket-Based Design Using Decoupled Interconnects. In: Nurmi, J., Tenhunen, H., Isoaho, J., Jantsch, A. (eds) Interconnect-Centric Design for Advanced SoC and NoC. Springer, Boston, MA. https://doi.org/10.1007/1-4020-7836-6_14

Download citation

  • DOI: https://doi.org/10.1007/1-4020-7836-6_14

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4020-7835-4

  • Online ISBN: 978-1-4020-7836-1

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics