Abstract
The first section of this chapter compares the pluses and minuses of different receiver architectures. A transceiver includes two components: a receiver and a transmitter, but this chapter will only make comparisons to receiver, because the characteristic of transmitters are similar to receivers. The second section describes the reason of architecture selection. The third section gives a brief description on the selected transceiver architecture. The fourth section discusses the IF frequency consideration. The receiver link budget and design parameters will be mentioned in the fifth section of this chapter. Finally, the transmitter link budget design and design parameters will be presented in the last section.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer
About this chapter
Cite this chapter
Chen, SJ., Hsieh, YH. (2006). TRANSCEIVER ARCHITECTURE DESIGN. In: IQ CALIBRATION TECHNIQUES FOR CMOS RADIO TRANSCEIVERS. Analog Circuits and Signal Processing. Springer, Dordrecht. https://doi.org/10.1007/1-4020-5083-6_2
Download citation
DOI: https://doi.org/10.1007/1-4020-5083-6_2
Publisher Name: Springer, Dordrecht
Print ISBN: 978-1-4020-5082-4
Online ISBN: 978-1-4020-5083-1
eBook Packages: EngineeringEngineering (R0)