This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
William J. Dally and Brian Towles. Route packets, not wires: On-chip intercon -nection networks. In Proceedings of Design Automation Conference (DAC 2001), pages 684-689, 2001.
L. Benini and G. De Micheli. Networks on chips: A new SoC paradigm. IEEE Computer, 35(1):70-80, 2002.
Davide Bertozzi, Antoine Jalabert, Srinivasan Murali, Rutuparna Tamhankar, Stergios Stergiou, Luca Benini, and Giovanni De Micheli. NoC synthesis flow for customized domain specific multiprocessor systems-on-chip. IEEE Transactions on Parallel and Distributed Systems, 16(2):113-129, February 2005.
Pierre Guerrier and Alain Grenier. A generic architecture for on-chip packet-switched interconnections. In Proceedings of IEEE Design Automation and Test in Europe (DATE 2000), pages 250-256. IEEE Press, 2000.
Monica Alderighi, Fabio Casini, Sergio D’Angelo, Davide Salvi, and Giacomo R. SechiA fault-tolerant FPGA-based multi-stage interconnection network for space applications. In Proceedings of the First IEEE International Workshop o Electronic Design, Test and Applications (DELTA’02), pages 302-306, 2002.
Dietmar Tutsch and Günter Hommel. Multilayer multistage interconnection net-works. In Proceedings of 2003 Design, Analysis, and Simulation of Distributed Systems (DASD 2003); Orlando, pages 155-162. SCS, April 2003.
G. Ewing, K. Pawlikowski, and D. McNickle. Akaroa2: Exploiting network com-puting by distributing stochastic simulation. In Proceedings of the European Simulation Multiconference (ESM’99); Warsaw, pages 175-181. SCS, 1999.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer
About this paper
Cite this paper
Tutsch, D., Hommel, G. (2006). High Performance Low Cost Multicore NoC Architectures for Embedded Systems. In: Hommel, G., Huanye, S. (eds) Embedded Systems – Modeling, Technology, and Applications. Springer, Dordrecht. https://doi.org/10.1007/1-4020-4933-1_6
Download citation
DOI: https://doi.org/10.1007/1-4020-4933-1_6
Publisher Name: Springer, Dordrecht
Print ISBN: 978-1-4020-4932-3
Online ISBN: 978-1-4020-4933-0
eBook Packages: EngineeringEngineering (R0)