Abstract
Moore’s Law predicts a decrease by a factor of two in the feature size of CMOS technology every three years and has been valid for years. It implies a doubling of the operation speed and a four times higher transistor count per unit of area, every three years. The combination leads to an eight times higher processing capability per unit of area. This on-going miniaturization allows the integration of complex electronic systems with millions of transistors (Very-Large-Scale-Integration) and enables the integration of electronic systems.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2006 Springer
About this chapter
Cite this chapter
Philips, K., van Roermund, A.H. (2006). Introduction. In: ΣΔ A/D CONVERSION FOR SIGNAL CONDITIONING. The International Series in Engineering and Computer Science, vol 874. Springer, Dordrecht. https://doi.org/10.1007/1-4020-4680-4_1
Download citation
DOI: https://doi.org/10.1007/1-4020-4680-4_1
Publisher Name: Springer, Dordrecht
Print ISBN: 978-1-4020-4679-7
Online ISBN: 978-1-4020-4680-3
eBook Packages: EngineeringEngineering (R0)