Skip to main content

Abstract

The ability to (re)schedule a task either in hardware or software will be an important asset in a reconfigurable systems-on-chip. To support this feature we have developed an infrastructure that, combined with a suitable design environment permits the implementation and management of hardware/software relocatable tasks. This paper presents the general scope of our research, and details the communication scheme, the design environment and the hardware/software context switching issues. The infrastructure proved its feasibility by allowing us to design a relocatable video decoder. When implemented on an embedded platform, the decoder performs at 23 frames/s (320 × 240 pixels, 16 bits per pixel) in reconfigurable hardware and 6 frames/s in software.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. J-Y. Mignolet, S. Vernalde, D. Verkest, R. Lauwereins: Enabling hardware-software multitasking on a reconfigurable computing platform for networked portable multimedia appliances. In Proceedings of the International Conference on Engineering Reconfigurable Systems and Architecture 2002, pages 116–122, Las Vegas, June 2002.

    Google Scholar 

  2. Marescaux, T., Bartic, A., Verkest, D., Vernalde, S., and Lauwereins, R.: Interconnection Networks Enable Fine-Grain Dynamic Multi-Tasking on FPGAs. In Proceedings of the 12th International Conference on Field-Programmable Logic and Applications (FPL'2002), pages 795–805, Montpellier France.

    Google Scholar 

  3. Diessel, O., Wigley, G.: Opportunities for Operating Systems Research in Reconfigurable Computing. Technical report ACRC-99-018, Advanced Computing Research Centre, School of Computer and Information Science, University of South Australia, August, 1999.

    Google Scholar 

  4. Guccione, S., Levi, D., Sundararajan, P.: JBits: A Java-based Interface for Reconfigurable Computing, 2nd Annual Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD).

    Google Scholar 

  5. G. Wigley, D. Kearney: The Management of Applications for Reconfigurable Computing using an Operating System. In Proc. Seventh Asia-Pacific Computer Systems Architecture Conference, January 2002, ACS Press.

    Google Scholar 

  6. J. Burns, A. Donlin, J. Hogg, S. Singh, M. de Wit: A Dynamic Reconfiguration Run-Time System. In Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines (FCCM'97), Napa Valley, CA, April 1997.

    Google Scholar 

  7. H. Walder, M. Platzner: Non-preemptive Multitasking on FPGAs: Task Placement and Footprint Transform. In Proceedings of the International Conference on Engineering Reconfigurable Systems and Architecture 2002, pages 24–30, Las Vegas, June 2002.

    Google Scholar 

  8. www.imec.be/ocapi

    Google Scholar 

  9. G. Vanmeerbeeck, P. Schaumont, S. Vernalde, M. Engels, I. Bolsens: Hardware/Software Partitioning of embedded system in OCAPI-xl. In Proc. CODES'01, Copenhagen, Denmark, April 2001.

    Google Scholar 

  10. H. Simmler, L. Levinson, R. Männer: Multitasking on FPGA Coprocessors. In Proc. 10th Int'l Conf. Field Programmable Logic and Applications, pages 121–130, Villach, Austria, August 2000.

    Google Scholar 

  11. D. Lilja: Partitioning Tasks Between a Pair of Interconnected Heterogeneous Processors: A Case Study. Concurrency: Practice and Experience, Vol. 7, No. 3, May 1995, pp. 209–223.

    Google Scholar 

  12. L. Levinson, R. Männer, M. Sesler, H. Simmler: Preemptive Multitasking on FPGAs. In Proceedings of the 2000 IEEE Symposium on Field Programmable Custom Computing Machines, Napa Valley, CA, USA, April 2000.

    Google Scholar 

  13. F. Vermeulen, F. Catthoor, L. Nachtergaele, D. Verkest, H. De Man: Power-efficient flexible processor architecture for embedded applications. IEEE Transactions on Very Large Scale Integration Systems, Vol. 11, No. 3, June 2003, pp. 376–385.

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2005 Springer

About this chapter

Cite this chapter

Mignolet, JY., Nollet, V., Coene, P., Verkest, D., Vernalde, S., Lauwereins, R. (2005). Enabling Run-time Task Relocation on Reconfigurable Systems. In: Lysaght, P., Rosenstiel, W. (eds) New Algorithms, Architectures and Applications for Reconfigurable Computing. Springer, Boston, MA. https://doi.org/10.1007/1-4020-3128-9_6

Download citation

  • DOI: https://doi.org/10.1007/1-4020-3128-9_6

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4020-3127-4

  • Online ISBN: 978-1-4020-3128-1

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics