Abstract
New customizable and reduced hardware core-based architectures for motion estimation are proposed. These new cores are derived from an efficient and fully parameterizable 2-D systolic array structure for full-search block-matching motion estimation and inherit its configurability properties in what concerns the macroblock and search area dimensions and parallelism level. A significant reduction of the hardware resources can be achieved with the proposed architectures by reducing the spatial and pixel resolutions, rather than by restricting the set of considered candidate motion vectors. Low-cost and low-power regular architectures suitable for field programmable logic implementation are obtained without compromising the quality of the coded video sequences. Experimental results show that despite the significant complexity level presented by motion estimation processors, it is still possible to implement fast and low-cost versions of the original architecture using general purpose FPGA devices.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Vasudev Bhaskaran and Konstantinos Konstantinides, Image and Video Compression Standards: Algorithms and Architectures, Kluwer Academic Publishers, second edition, June 1997.
T. Koga, K. Iinuma, A. Hirano, Y. Iijima and T. Ishiguro, “Motion-compensated interframe coding for video conferencing,” in Proc. Nat. Telecomm. Conference, New Orleans, LA, November 1981, pp. G5.3.1–G5.3.5.
J. R. Jain and A. K. Jain, “Displacement measurement and its application in interframe image coding,” IEEE Transactions on Communications, volume COM-29, no. 12, pp. 1799–1808, December 1981.
Nuno Roma and Leonel Sousa, “Efficient and configurable full search block matching processors,” IEEE Transactions on Circuits and Systems for Video Technology, volume 12, no. 12, pp. 1160–1167, December 2002.
Y. Ooi, “Motion estimation system design,” in Digital Signal Processing for Multimedia Systems (edited by Keshab K. Parhi and Takao Nishitani), Marcel Dekker, Inc, chapter 12, pp. 299–327, 1999.
L. Vos and M. Stegherr, “Parameterizable VLSI architectures for the full-search block-matching algorithm,” IEEE Transactions on Circuits and Systems, volume 36, no. 10, pp. 1309–1316, October 1989.
B. Liu and A. Zaccarin, “New fast algorithms for the estimation of block matching vectors,” IEEE Transactions on Circuits and Systems for Video Technology, volume 3, no. 2, pp. 148–157, April 1993.
E. Ogura, Y. Ikenaga, Y. Iida, Y. Hosoya, M. Takashima and K. Yamash, “A cost effective motion estimation processor LSI using a simple and efficient algorithm,” in Proceedings of International Conference on Consumer Electronics-ICCE, 1995, pp. 248–249.
Seongsoo Lee, Jeong-Min Kim, and Soo-Ik Chae, “New motion estimation algorithm using adaptively-quantized low bit resolution image and its vlsi architecture for MPEG2 video coding,” IEEE Transactions on Circuits and Systems for Video Technology, volume 8, no. 6, pp. 734–744, October 1998.
Z. L. He, K. K. Chan, C. Y. Tsui and M. L. Liou, “Low power motion estimation design using adaptative pixel truncation,” in Proceedings of the 1997 international symposium on Low power electronics and design, Monterey—USA, August 1997, pp. 167–171.
Telenor, TMN (Test Model Near Term)—(H.263) encoder/decoder—version 2.0—source code, Telenor Research and Development, Norway, June 1996.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer
About this chapter
Cite this chapter
Roma, N., Dias, T., Sousa, L. (2005). Customizable and Reduced Hardware Motion Estimation Processors. In: Lysaght, P., Rosenstiel, W. (eds) New Algorithms, Architectures and Applications for Reconfigurable Computing. Springer, Boston, MA. https://doi.org/10.1007/1-4020-3128-9_5
Download citation
DOI: https://doi.org/10.1007/1-4020-3128-9_5
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4020-3127-4
Online ISBN: 978-1-4020-3128-1
eBook Packages: EngineeringEngineering (R0)