Skip to main content

Behavior-preserving transformations for high-level synthesis

  • Conference paper
  • First Online:
Hardware Specification, Verification and Synthesis: Mathematical Aspects

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 408))

Abstract

This paper addresses the synthesis of a circuit structure from a sequential behavioral specification. The problem is formally stated as a sequence of behavior-preserving transformations of a data- and control-flow graph. Behavior equivalence is defined strongly, so that it implies equal output sequences for equal input sequences and equal initial state. The transformations introduce the minimum number of control steps. The resulting structure includes both control and data-path. The combinational logic in this structure is passed to logic synthesis for further optimization. Several examples illustrate these techniques, giving results down to the logic level.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. M.C. McFarland, A.C. Parker, R. Camposano, “Tutorial on High-Level Synthesis,” Proceedings of the 25th Design Automation Conference, pp. 330–336, Anaheim, California, June 1988.

    Google Scholar 

  2. R. Camposano, “Synthesis Techniques for Digital Systems Design,” Proceedings of the 22nd Design Automation Conference, pp. 475–480, Las Vegas, June 1985.

    Google Scholar 

  3. D.E. Thomas, “Automatic Data Path Synthesis,” in S. Goto, editor, Advances in CAD for VLSI, vol. 6, Design Methodologies, pp. 401–439, North-Holland, 1986.

    Google Scholar 

  4. R.K. Brayton, R. Camposano, G. DeMicheli, R.H.J.M. Otten and J.T.J. van Eijndhoven, “The Yorktown Silicon Compiler System,” in D. Gajski, editor, Silicon Compilation, Addison-Wesley, 1988.

    Google Scholar 

  5. R. Camposano, “Structural Synthesis in the Yorktown Silicon Compiler,” in C.H. Sequin, editor, VLSI'87, VLSI Design of Digital Systems, pp. 61–72, Vancouver: North-Holland, 1988.

    Google Scholar 

  6. M.C. McFarland, The Value Trace: A Data Base for Automated Digital Design, Design Research Center, Carnegie-Mellon University, Report DRC-01-4-80, December 1978.

    Google Scholar 

  7. R. Camposano and R. Weber, Semantik und interne Form von DSL, Karlsruhe: Faculty of Computer Science, University of Karlsruhe, Research Report Nr.3.85, 1985.

    Google Scholar 

  8. D.W. Knapp and A.C. Parker, “A Unified Representation for Design Information,” 7th International Symposium on Computer Hardware Description Languages and their Applications, pp. 337–353, Tokyo, August 1985.

    Google Scholar 

  9. A. Orailoglu and D.D. Gajski, “Flow Graph Representation,” Proceedings of the 23rd Design Automation Conference, pp. 503–509, Las Vegas, June 1986.

    Google Scholar 

  10. R. Camposano, R.M. Tabet, “Design Representation for the Synthesis of Behavioral VHDL Models,” Proceedings CHDL'89, Washington, DC, June 1989.

    Google Scholar 

  11. B.G. Ryder, M.C. Paul, “Elimination Algorithms for Data Flow Analysis,” ACM Computing Surveys, vol. 18, no. 3, pp. 277–316, September 1986.

    Google Scholar 

  12. F. Harary and E. Palmer, Graphical Enumeration New York: Academic Press, 1973.

    Google Scholar 

  13. C.-J. Tseng, D.P. Siewiorek, “Automated Synthesis of Data Paths in Digital Systems,” IEEE Transactions on Computer-Aided Design, vol. CAD-5, no. 3, pp. 379–395, July 1986.

    Google Scholar 

  14. V. Berstis, “The V Compiler: Automatic Hardware Design,” IEEE Design & Test of Computers, pp. 8–17, April 1989.

    Google Scholar 

  15. International Business Machines, IBM System/370 Extended Architecture — Principles of Operation, 1983. Publication Number SA22-7085-0.

    Google Scholar 

  16. V. Berstis, D. Brand, R. Nair, “An Experiment in Silicon Compilation,” 1985 ISCAS Proceedings, pp. 655–658, Kyoto, June 1985.

    Google Scholar 

  17. L. Trevillyan and C. L. Berman, “A Global Approach to Circuit Size Reduction,” Advanced Research in VLSI: Proceedings of the 5th MIT Conference on VLSI, pp. 203–214., March 1988.

    Google Scholar 

  18. D.B. Johnson, “Finding all the Elementary Circuits of a Directed Graph,” SIAM Journal on Computing, vol. 4, no. 1, pp. 77–84, March 1975.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Miriam Leeser Geoffrey Brown

Rights and permissions

Reprints and permissions

Copyright information

© 1990 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Camposano, R. (1990). Behavior-preserving transformations for high-level synthesis. In: Leeser, M., Brown, G. (eds) Hardware Specification, Verification and Synthesis: Mathematical Aspects. Lecture Notes in Computer Science, vol 408. Springer, New York, NY. https://doi.org/10.1007/0-387-97226-9_26

Download citation

  • DOI: https://doi.org/10.1007/0-387-97226-9_26

  • Published:

  • Publisher Name: Springer, New York, NY

  • Print ISBN: 978-0-387-97226-8

  • Online ISBN: 978-0-387-34801-8

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics