Skip to main content
SpringerLink
Log in

Test and Design-for-Test: from Circuits to Integrated Systems

  • Chapter
Design of Systems on a Chip: Design and Test

  • 1459 Accesses

Abstract

As demanding market segments require ever more complex, faster and denser circuits, high quality tests become essential to meet design specifications in terms of reliability, time-to-market, costs, etc. In order to achieve acceptable fault coverage for highly integrated systems, it is reasonable to expect that no other solution than design-for-test will be applicable in the near future. Therefore, testing tends to be dominated by embedded mechanisms to allow for accessibility to internal test points, to achieve on-chip test generation, on-chip test response evaluation, or even to make it possible the detection of errors concurrently to the circuit application. Within this context, an overview of existing test methods is given in this chapter, focusing on design-for-testability, built-in self-test and self-checking techniques suitable for digital and analog integrated circuits. Moreover, the application of these design-for-test techniques to integrated systems, implemented as multi-chip modules, microsystems or core-based integrated circuits, is also discussed

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  • Abramovici, M., Breuer, M.A. and Friedmann, A.D. (1990) Digital Systems Testing and Testable Design, Computer Science Press, New York.

    Google Scholar 

  • Aitken, R.C., Butler, K.M., Campbell, R.L., Koenemann, B.K., Maly, W., Needham, W., Zorian, Y. and Roy, K. (1996) A D&T Roundtable: Deep-Submicron Test. IEEE Design and Test of Computers, fall, 102-8.

    Google Scholar 

  • Akers, S.B. and Jansz, W. (1989) Store and Generate Built-In Testing Approach, in International Test Conference, Proceedings, 257-63.

    Google Scholar 

  • Anderson, D.A. (1971) Design of Self-Checking Digital Networks using Coding Techniques, Technical Report 527, University of Illinois, Urbana, CSL.

    Google Scholar 

  • Anderson, T.L., Chandramouli, R., Dey, S., Hemmady, S., Mallipeddi, C., Rajsuman, R., Walther, R., Zorian, Y. and Roy, K. (1997) A D&T Roundtable: Testing Embedded Cores. IEEE Design and Test of Computers, April-June, 81-9.

    Google Scholar 

  • Argüelles, J., Martìnez, M. and Bracho, S. (1994) Dynamic Idd Test Circuitry for Mixed-Signal ICs. Electronics Letters, 30, number 6.

    Google Scholar 

  • Armstrong, D.B. (1972) A Deductive Method of Simulating Faults in Logic Circuits. IEEE Transactions on Computers, 21, number 5, 464-71.

    MATH  Google Scholar 

  • Bardell, P.H., McAnney, W. and Savir, J. (1987) Built-In Test for VLSI: Pseudorandom Techniques, John Wiley and Sons, New York.

    Google Scholar 

  • Benowitz, M. et al. (1975) An Advanced Fault Isolation System for Digital Logic. IEEE Transactions on Computers, 24, 489-97.

    Google Scholar 

  • Bracho, S., Martìnez, M. and Argüelles, J. (1995) Current Test Methods in Mixed-Signal Circuits, in Midwest Symposium on Circuits and Systems, Proceedings, 1162-7.

    Google Scholar 

  • Brackel, G.V., Glässer, U., Kerkhoff, H.G. and Vierhaus, H.T. (1995) Gate Delay Fault Test Generation for Non-Scan Circuits, in European Design and Test Conference, Proceedings, 308-12.

    Google Scholar 

  • Bratt, A.H., Richardson, A.M.D., Harvey, R.J.A. and Dorey, A.P. (1995) A Design-for-Test Structure for Optimising Analogue and Mixed Signal IC Test, in European Design and Test Conference, Proceedings, 24-33.

    Google Scholar 

  • Carter, W.C. and Schneider, P.R. (1968) Design of Dynamically Checked Computers, in IFIP Congress, Proceedings.

    Google Scholar 

  • Caunegre, P. and Abraham, C. (1996) Fault Simulation for Mixed-Signal Systems. KAP Journal of Electronic Testing: Theory and Applications, 8, 143-52.

    Article  Google Scholar 

  • Chatterjee, A. (1991) Concurrent Error Detection in Linear Analog and Switched-Capacitor State Variable Systems using Continuous Checksums, in International Test Conference, Proceedings, 582-91.

    Google Scholar 

  • Cota, E.F., Lubaszewski, M. and Di Domênico, E.J. (1997) A New Frequency-domain Analog Test Generation Tool, in International Conference on Very Large Scale Integration, Proceedings, 503-14.

    Google Scholar 

  • Courtois, B. (1981) Failure Mechanisms, Fault Hypotheses and Analytical Testing of LSI-NMOS (HMOS) Circuits, in VLSI Conference, Proceedings, 341-50.

    Google Scholar 

  • Dandapani, R., Patel, J. and Abraham, J.A. (1984) Design of Test Pattern Generators for Built-In Self-Test, in International Test Conference, Proceedings, 315-9.

    Google Scholar 

  • Devarayanadurg, G. and Soma, M. (1994) Analytical Fault Modelling and Static Test Generation for Analog ICs, in International Conference on Computer-Aided Design, Proceedings, 44-7.

    Google Scholar 

  • Devarayanadurg, G. and Soma, M. (1995) Dynamic Test Signal Design for Analog ICs, in International Conference on Computer-Aided Design, Proceedings, 627-9.

    Google Scholar 

  • Dufaza, C. and Cambon, G. (1991) LFSR based Deterministic and Pseudorandom Test Pattern Generator Structures, in European Test Conference, Proceedings, 27-34.

    Google Scholar 

  • Eichelberger, E.B. and Williams, T.W. (1978) A Logic Design Structure for LSI Testability. Journal of Design Automation and Fault-Tolerant Computing, 2, number 2, 165-78.

    Google Scholar 

  • Francesconi, F., Liberali, V., Lubaszewski, M. and Mir, S. (1996) Design of High-Performance Band-Pass Sigma-Delta Modulator with Concurrent Error Detection, in International Conference on Electronics, Circuits and Systems, Proceedings, 1202-5.

    Google Scholar 

  • Fujiwara, H. and Shimono, T. (1983) On the Acceleration of Test Generation Algorithms. IEEE Transactions on Computers, 32, 1137-44.

    Google Scholar 

  • Galay, J.A., Crouzet, Y. and Vergniault, M. (1980) Physical Versus Logical Fault Models MOS-LSI Circuits: Impact of their Testability. IEEE Transactions on Computers, 29, number 6, 527-31.

    Google Scholar 

  • Gardner, J.W. (1994) Microsensors, Principles and Applications, John Wiley and Sons, New York.

    Google Scholar 

  • Goel, P. (1981) An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits. IEEE Transactions on Computers, 30, 215-22.

    MATH  Google Scholar 

  • Gregorian, R. and Temes, G.C. (1986) Analog MOS Integrated Circuits for Signal Processing, John Wiley and Sons, New York.

    Google Scholar 

  • Hayes, J.P. (1976) Transition Count Testing of Combinational Circuits. IEEE Transactions on Computers, 25, 613-20.

    MATH  MathSciNet  Google Scholar 

  • Huertas, J.L., Vàzquez, D. and Rueda, A. (1992) On-line Testing of Switched-Capacitor Filters, in VLSI Test Symposium, Proceedings, 102-6.

    Google Scholar 

  • IEEE Standard 1149.1. (1990) IEEE Standard Test Access Port and Boundary Scan Architecture, IEEE Standards Board, New York.

    Google Scholar 

  • Kerkhoff, H.G., Boom, G. and Speek, H. (1997) Boundary Scan Testing for Mixed-Signal MCMs, in International Conference on Very Large Scale Integration, Proceedings, 515-25.

    Google Scholar 

  • Khaled, S., Kaminska, B., Courtois, B. and Lubaszewski, M. (1995) Frequency-based BIST for Analog Circuit Testing, in VLSl Test Symposium, Proceedings, 54-9.

    Google Scholar 

  • Kolarìk, V., Mir, S., Lubaszewski, M. and Courtois, B. (1995) Analogue Checkers with Absolute and Relative Tolerances. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 14, number 5, 607-12.

    Article  Google Scholar 

  • Koenemann, B., Mucha, J. and Zwiehoff, G. (1979) Built-in Logic Block Observation Techniques, in Test Conference, Proceedings, 37-41.

    Google Scholar 

  • Krishnan, S., Sahli, S. and Wey, C.-L. (1992) Test Generation and Concurrent Error Detection in Current-Mode A/D Converter, in International Test Conference, Proceedings, 312-20.

    Google Scholar 

  • LeBlanc, J.J. (1984) LOCST: A Built-In Self-Test Technique. IEEE Design and Test of Computers, November, 45-52.

    Google Scholar 

  • Lo, J.C., Daly, J.C. and Nicolaidis, M. (1992) Design of Static CMOS Self-Checking Circuits using Built-In Current Sensing, in International Symposium on Fault Tolerant Computing, Proceedings, 104-11.

    Google Scholar 

  • Lu, A.K. and Roberts, G.W. (1994) An Analog Multi-tone Signal Generator for Built-In Self-Test Applications, in International Test Conference, Proceedings, 650-9.

    Google Scholar 

  • Lubaszewski, M. and Courtois, B. (1992) On the Design of Self-Checking Boundary Scannable Boards, in International Test Conference, Proceedings, 372-81.

    Google Scholar 

  • Lubaszewski, M., Marzouki, M. and Touati, M.H. (1994) A Pragmatic Test and Diagnosis Methodology for Partially Testable MCMs, in MultiChip Module Conference, Proceedings, 108-13.

    Google Scholar 

  • Lubaszewski, M., Mir, S., Rueda, A. and Huertas, J.L. (1995) Concurrent Error Detection in Analog and Mixed-Signal Integrated Circuits, in Midwest Symposium on Circuits and Systems, Proceedings, 1151-6.

    Google Scholar 

  • Lubaszewski, M., Mir, S. and Pulz, L. (1996) ABILBO: Analog BuILt-in Block Observer, in International Conference on Computer-Aided Design, Proceedings, 600-3.

    Google Scholar 

  • Lubaszewski, M. and Courtois, B. (1998a) A Proposal of Reliable Fail-Safe System. IEEE Transactions on Computers, 47, number 2, 236-41.

    Article  Google Scholar 

  • Lubaszewski, M., Cota, E.F. and Courtois, B. (1998b) Microsystems Testing: an Approach and Open Problems, in Design, Automation and Test in Europe, Proceedings, 524-8.

    Google Scholar 

  • Maly, W. and Nigh, P. (1988) Built-In Current Testing – Feasibility Study, in International Conference on Computer-Aided Design, Proceedings, 340-3.

    Google Scholar 

  • Maly, W., Feltham, D.B.I, Gattiker, A.E., Hobaugh, M.D., Backus, K. and Thomas, M.E. (1994) Smart-Substrate Multichip-Module Systems. IEEE Design and Test of Computers, summer, 64-73.

    Google Scholar 

  • Marchok, T.E., El-Maleh, A., Maly, W. and Rajski, J. (1995) Complexity of Sequential ATPG, in European Design and Test Conference, Proceedings, 252-61.

    Google Scholar 

  • Maunder, C.M. and Tulloss, R.E. (1990) The Test Access Port and Boundary Scan Architecture, IEEE Computer Society Press.

    Google Scholar 

  • Maunder, C.M. (1994) The Test Access Port and Boundary Scan Architecture: An Introduction to ANSI/IEEE Std. 1149.1 and its Applications, in Forum on Boundary Scan for Digital and Mixed-Signal Boards, CERN, Geneva.

    Google Scholar 

  • Meixner, A. and Maly, W. (1991) Fault Modelling for the Testing of Mixed Integrated Circuits, in International Test Conference, Proceedings, 564-72.

    Google Scholar 

  • Milor, L. and Visvanathan, V. (1989) Detection of Catastrophic Faults in Analog Integrated Circuits. IEEE Transactions on Computer-Aided Design, 8, number 2, 114-30.

    Article  Google Scholar 

  • Mir, S., Lubaszewski, M., Liberali, V. and Courtois, B. (1995) Built-In Self-Test Approaches for Analogue and Mixed-Signal Integrated Circuits, in Midwest Symposium on Circuits and Systems, Proceedings, 1145-50.

    Google Scholar 

  • Mir, S., Lubaszewski, M. and Courtois, B. (1996a) Fault-based ATPG for Linear Analog Circuits with Minimal Size Multifrequency Test Sets. KAP Journal of Electronic Testing: Theory and Applications, 9, 43-57.

    Article  Google Scholar 

  • Mir, S., Lubaszewski, M., Kolarìk, V. and Courtois, B. (1996b) Fault-based Testing and Diagnosis of Balanced Filters. KAP Journal on Analog Integrated Circuits and Signal Processing, 11, 5-19.

    Google Scholar 

  • Mir, S., Lubaszewski, M. and Courtois, B. (1996c) Unified Built-In Self-Test for Fully Differential Analog Circuits. KAP Journal of Electronic Testing: Theory and Applications, 9, 135-51.

    Article  Google Scholar 

  • Mir, S., Rueda, A., Olbrich, T., Peralìas, E. and Huertas, J.L. (1997) SWITTEST: Automatic Switch-Level Fault Simulation and Test Evaluation of Switched-Capacitor Systems, in Design Automation Conference, Proceedings.

    Google Scholar 

  • Murray, B.T. and Hayes, J.P. (1996) Testing ICs: Getting to the Core of the Problem. IEEE Computer, November, 32-8.

    Google Scholar 

  • Nagi, N., Chatterjee, A. and Abraham, J.A. (1993a) DRAFTS: Discretized Analog Circuit Fault Simulator, in Design Automation Conference, Proceedings, 509-14.

    Google Scholar 

  • Nagi, N., Chatterjee, A., Balivada, A. and Abraham, J.A. (1993b) Fault-based Automatic Test Generator for Linear Analog Circuits, in International Conference on Computer-Aided Design, Proceedings, 88-91.

    Google Scholar 

  • Nagi, N., Chatterjee, A. and Abraham, J.A. (1994) A Signature Analyzer for Analog and Mixed-Signal Circuits, in International Conference on Computer Design, Proceedings, 284-7.

    Google Scholar 

  • Nagi, N., Chatterjee, A., Balivada, A. and Abraham, J.A. (1995) Efficient Multisine Testing of Analog Circuits, in International Conference on VLSI Design, Proceedings, 234-8.

    Google Scholar 

  • Nicolaidis, M. and Courtois, B. (1988a) Strongly Code Disjoint Checkers. IEEE Transactions on Computers, 37, number 6, 751-6.

    Article  Google Scholar 

  • Nicolaidis, M. (1988b) A Unified Built-In Self-Test Scheme: UBIST, in International Symposium on Fault Tolerant Computing, Proceedings, 157-63.

    Google Scholar 

  • Nicolaidis, M. (1990) Efficient UBIST Implementation for Microprocessor Sequencing Parts, in International Test Conference, Proceedings, 316-26.

    Google Scholar 

  • Nicolaidis, M. and Boudjit, M. (1991) New Implementations, Tools and Experiments for Decreasing Self-Checking PLAs Area Overhead, in International Conference on Computer Design, Proceedings, 275-81.

    Google Scholar 

  • Nicolaidis, M. (1993a) Efficient Implementations of Self-Checking Adders and ALUs, in International Symposium on Fault Tolerant Computing, Proceedings, 586-95.

    Google Scholar 

  • Nicolaidis, M. (1993b) Finitely Self-Checking Circuits and their Application on Current Sensors, in VLSI Test Symposium, Proceedings, 66-9.

    Google Scholar 

  • Nicolaidis, M. (1994) Efficient UBIST for RAMs, in VLSI Test Symposium, Proceedings, 158-66.

    Google Scholar 

  • Nigh, P. and Maly, W. (1989) Test Generation for Current Testing, in International Test Conference, Proceedings, 194-200.

    Google Scholar 

  • Ohletz, M. (1991) Hybrid Built-In Self-Test (HBIST) for Mixed Analog/Digital Integrated Circuits, in European Test Conference, Proceedings, 307-16.

    Google Scholar 

  • Olbrich, T., Richardson, A., Straube, B. and Vermeiren, W. (1996) Integrated Test Support for Micro-Electro-Mechanical-Systems (MEMS), in International Conference on Micro Electro, Opto Mechanical Systems and Components, Proceedings, 273-9.

    Google Scholar 

  • Osseiran, A. (1995) Getting to a Test Standard for Mixed-Signal Boards, in Midwest Symposium on Circuits and Systems, Proceedings, 1157-61.

    Google Scholar 

  • Rajski, J. and Tyszer, J. (1992) The Analysis of Digital Integrators for Test Response Compaction. IEEE Transactions on Circuits and Systems II, May, 293-301.

    Google Scholar 

  • Rajsuman, R. (1992) Digital Hardware Testing: Transistor-level Fault Modelling and Testing, Artech House Inc.

    Google Scholar 

  • Renovell, M., Lubaszewski, M., Mir, S., Azais, F. and Bertrand, Y. (1997) A Multi-Mode Signature Analyzer for Analog and Mixed Circuits, in International Conference on Very Large Scale Integration, Proceedings, 65-76.

    Google Scholar 

  • Roth, J.P., Bouricius, W.G. and Schneider, P.R. (1967) Programmed Algorithms to Compute Test to Detect and Distinguish between Failures in Logic Circuits. IEEE Transactions on Electronic Computers, 16, number 10, 567-80.

    Article  MathSciNet  Google Scholar 

  • Savir, J. (1980) Syndrome-Testable Design of Combinational Circuits. IEEE Transactions on Computers, 29, number 6, 442-51.

    MATH  MathSciNet  Google Scholar 

  • Sebeke, C., Teixeira, J.P. and Ohletz, M.J. (1995) Automatic Fault Extraction and Simulation of Layout Realistic Faults for Integrated Analogue Circuits, in European Design and Test Conference, Proceedings, 464-8.

    Google Scholar 

  • Seshu, S. (1965) On an Improved Diagnosis Program. IEEE Transactions on Electronic Computers, 12, number 2, 76-9.

    Article  MathSciNet  Google Scholar 

  • Slamani, M. and Kaminska, B. (1993) T-BIST: A Built-In Self-Test for Analog Circuits based on Parameter Translation, in Asian Test Symposium, Proceedings, 172-7.

    Google Scholar 

  • Slamani, M. and Kaminska, B. (1994) Multifrequency Testability Analysis for Analog Circuits, in VLSI Test Symposium, Proceedings, 54-9.

    Google Scholar 

  • Slamani, M. and Kaminska, B. (1995) Multifrequency Analysis of Faults in Analog Circuits. IEEE Design and Test of Computers, 12, number 2, 70-80.

    Article  Google Scholar 

  • Smith, J.E. and Metze, G. (1978) Strongly Fault Secure Logic Networks. IEEE Transactions on Computers, 27, number 6, 491-9.

    MATH  MathSciNet  Google Scholar 

  • Soma, M. (1990) A Desing-for-Test Methodology for Active Analog Filters, in International Test Conference, Proceedings, 183-92.

    Google Scholar 

  • Soma, M. and Kolarìk, V. (1994) A Desing-for-Test Technique for Switched-Capacitor Filters, in VLSI Test Symposium, Proceedings, 42-7.

    Google Scholar 

  • Szekèly, V., Marta, Cs., Rencz, M., Benedek, Zs. and Courtois, B. (1995) Design for Thermal Testability (DFTT) and a CMOS Realization, in Therminic Workshop.

    Google Scholar 

  • Szekèly, V., Rencz, M., Karam, J.M., Lubaszewski, M. and Courtois, B. (1998). Thermal Monitoring of Self-Checking Systems. KAP Journal of Electronic Testing: Theory and Applications, 12, 81-92.

    Article  Google Scholar 

  • Tsai, S.J. (1991) Test Vector Generation for Linear Analog Devices, in International Test Conference, Proceedings, 592-7.

    Google Scholar 

  • Toner, M.F. and Roberts, G.W. (1993) A BIST Scheme for an SNR Test of a Sigma-Delta ADC, in International Test Conference, Proceedings, 805-14.

    Google Scholar 

  • Ulrich, E.G. and Baker, T.G. (1974) Concurrent Simulation of Nearly Identical Digital Networks. IEEE Computer, 7, number 4, 39-44.

    Google Scholar 

  • Vermeiren, W., Straube, B. and Holubek, A. (1996) Defect-Oriented Experiments in Fault Modeling and Fault Simulation of Microsystem Components, in European Design and Test Conference, Proceedings, 522-7.

    Google Scholar 

  • Wadsack, R.L. (1978) Fault Modelling and Logic Simulation of CMOS and MOS Integrated Circuits. The Bell System Technical Journal.

    Google Scholar 

  • Zorian, Y. (1992) A Universal Testability Strategy for Multi-Chip Modules based on BIST and Boundary Scan, in International Conference on Computer Design, Proceedings, 59-66.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Electrical Engineering Department, Universidade Federal do Rio Grande do Sul, UFRGS, Av. Osvaldo Aranha esquina Sarmento Leite, 103, 90035-190 Porto Alegre RS, Brazil

    Marcelo Lubaszewski

Authors
  1. Marcelo Lubaszewski
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Federal University of Rio Grande do Sul, Brazil

    Ricardo Reis

  2. Federal University of Rio Grande do Sul, Brazil

    Marcelo Lubaszewski

  3. Department Of Electrical Engineering, Design Automation Section, Eidhoven University of Technology, Eindhoven, The Netherlands

    Jochen A.G. Jess

Rights and permissions

Reprints and permissions

Copyright information

© 2006 Springer

About this chapter

Cite this chapter

Lubaszewski, M. (2006). Test and Design-for-Test: from Circuits to Integrated Systems. In: Reis, R., Lubaszewski, M., Jess, J.A. (eds) Design of Systems on a Chip: Design and Test. Springer, Boston, MA. https://doi.org/10.1007/0-387-32500-X_8

Download citation

  • DOI: https://doi.org/10.1007/0-387-32500-X_8

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-0-387-32499-9

  • Online ISBN: 978-0-387-32500-2

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation