This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Mark D. Aagaard, Robert B. Jones, and Carl-Johan H. Seger. Formal verification using parametric representations of Boolean constraints. In DAC, Proceedings of Design Automation Conference, pages 402–407, June 1999.
Valeria Bertacco, Maurizio Damiani, and Stefano Quer. Cycle-based symbolic simulation of gate-level synchronous circuits. In DAC, Proceedings of Design Automation Conference, pages 391–396, June 1999.
Valeria Bertacco and Kunle Olukotun. Efficient state representation for symbolic simulation. In DAC, Proceedings of Design Automation Conference, June 2002.
Chris Wilson and David L. Dill. Reliable verification using symbolic simulation with scalar values. In DAC, Proceedings of Design Automation Conference, pages 124–129, June 2000.
Rights and permissions
Copyright information
© 2006 Springer Science+Business Media, Inc.
About this chapter
Cite this chapter
(2006). Conclusion. In: Scalable Hardware Verification with Symbolic Simulation. Springer, Boston, MA. https://doi.org/10.1007/0-387-29906-8_7
Download citation
DOI: https://doi.org/10.1007/0-387-29906-8_7
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-24411-2
Online ISBN: 978-0-387-29906-8
eBook Packages: EngineeringEngineering (R0)