Abstract
This paper discusses how the FPGA architectures affect the implementation of Petri net specifications.Taking into consideration the observations from that study, a method is developed for obtaining VHDL descriptions amenable to synthesis, and tested against other standard methods of implementation. These results have relevance in the integration of access technologies to high-speed telecommunication networks, where FPGAs are excellent implementation platforms.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
R. Zurawski, M.C. Zhou, Petri nets and industrial applications: A tutorial. IEEE Transactions on Industrial Electronics (December 1994).
FLEX8000 HandBook ALTERA Corp. (1994).
E. Soto, E. Mandado, J. Farina, Lenguajes de descripcion hardware (HDL): El lenguaje VHDL. Mundo Electronico (April 1993).
John Nemec, Stoke the fires of FPGA design. Keep an FPGA’s architecture in mind and produce designs that will yield optimum performance and efficiency. Electronic Design (October 25, 1994).
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer Science+Business Media, Inc.
About this chapter
Cite this chapter
Soto, E., Pereira, M. (2005). Implementing a Petri Net Specification in a FPGA Using VHDL. In: Design of Embedded Control Systems. Springer, Boston, MA. https://doi.org/10.1007/0-387-28327-7_14
Download citation
DOI: https://doi.org/10.1007/0-387-28327-7_14
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-23630-8
Online ISBN: 978-0-387-28327-2
eBook Packages: EngineeringEngineering (R0)